dfaggioli/qemu
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
2c91bcf273ffb95898d2ca901b699558d9e73fd1
qemu/default-configs/or1k-softmmu.mak

6 lines
96 B
Makefile
Raw Normal View History

target/openrisc: Rename the cpu from or32 to or1k This is in keeping with the toolchain and or1ksim. Signed-off-by: Richard Henderson <rth@twiddle.net>
2017-02-08 15:06:54 -08:00
# Default configuration for or1k-softmmu
CONFIG_SERIAL=y
CONFIG_OPENCORES_ETH=y
openrisc/ompic: Add OpenRISC Multicore PIC (OMPIC) Add OpenRISC Multicore PIC which handles inter processor interrupts (IPI) between cores. In OpenRISC all device interrupts are routed to each core enabling this device to be simple. Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Stafford Horne <shorne@gmail.com>
2017-06-18 00:32:40 +09:00
CONFIG_OMPIC=y
Reference in New Issue Copy Permalink