| 
									
										
										
										
											2016-03-15 09:59:26 +00:00
										 |  |  | /*
 | 
					
						
							|  |  |  |  * Coherent Processing System emulation. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * Copyright (c) 2016 Imagination Technologies | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * This library is free software; you can redistribute it and/or | 
					
						
							|  |  |  |  * modify it under the terms of the GNU Lesser General Public | 
					
						
							|  |  |  |  * License as published by the Free Software Foundation; either | 
					
						
							| 
									
										
										
										
											2020-10-16 14:35:09 +00:00
										 |  |  |  * version 2.1 of the License, or (at your option) any later version. | 
					
						
							| 
									
										
										
										
											2016-03-15 09:59:26 +00:00
										 |  |  |  * | 
					
						
							|  |  |  |  * This library is distributed in the hope that it will be useful, | 
					
						
							|  |  |  |  * but WITHOUT ANY WARRANTY; without even the implied warranty of | 
					
						
							|  |  |  |  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU | 
					
						
							|  |  |  |  * Lesser General Public License for more details. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * You should have received a copy of the GNU Lesser General Public | 
					
						
							|  |  |  |  * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #ifndef MIPS_CPS_H
 | 
					
						
							|  |  |  | #define MIPS_CPS_H
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #include "hw/sysbus.h"
 | 
					
						
							| 
									
										
										
										
											2020-10-12 11:58:00 +02:00
										 |  |  | #include "hw/clock.h"
 | 
					
						
							| 
									
										
										
										
											2016-03-15 09:59:29 +00:00
										 |  |  | #include "hw/misc/mips_cmgcr.h"
 | 
					
						
							| 
									
										
										
										
											2016-03-28 19:35:52 -07:00
										 |  |  | #include "hw/intc/mips_gic.h"
 | 
					
						
							| 
									
										
										
										
											2016-03-15 09:59:31 +00:00
										 |  |  | #include "hw/misc/mips_cpc.h"
 | 
					
						
							| 
									
										
										
										
											2016-03-25 13:49:37 +00:00
										 |  |  | #include "hw/misc/mips_itu.h"
 | 
					
						
							| 
									
										
										
										
											2019-08-12 07:23:31 +02:00
										 |  |  | #include "target/mips/cpu.h"
 | 
					
						
							| 
									
										
										
										
											2020-09-03 16:43:22 -04:00
										 |  |  | #include "qom/object.h"
 | 
					
						
							| 
									
										
										
										
											2016-03-15 09:59:26 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  | #define TYPE_MIPS_CPS "mips-cps"
 | 
					
						
							| 
									
										
										
										
											2020-09-16 14:25:19 -04:00
										 |  |  | OBJECT_DECLARE_SIMPLE_TYPE(MIPSCPSState, MIPS_CPS) | 
					
						
							| 
									
										
										
										
											2016-03-15 09:59:26 +00:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2020-09-03 16:43:22 -04:00
										 |  |  | struct MIPSCPSState { | 
					
						
							| 
									
										
										
										
											2016-03-15 09:59:26 +00:00
										 |  |  |     SysBusDevice parent_obj; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     uint32_t num_vp; | 
					
						
							|  |  |  |     uint32_t num_irq; | 
					
						
							| 
									
										
										
										
											2017-10-05 15:51:10 +02:00
										 |  |  |     char *cpu_type; | 
					
						
							| 
									
										
										
										
											2016-03-15 09:59:26 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  |     MemoryRegion container; | 
					
						
							| 
									
										
										
										
											2016-03-15 09:59:29 +00:00
										 |  |  |     MIPSGCRState gcr; | 
					
						
							| 
									
										
										
										
											2016-03-28 19:35:52 -07:00
										 |  |  |     MIPSGICState gic; | 
					
						
							| 
									
										
										
										
											2016-03-15 09:59:31 +00:00
										 |  |  |     MIPSCPCState cpc; | 
					
						
							| 
									
										
										
										
											2016-03-25 13:49:37 +00:00
										 |  |  |     MIPSITUState itu; | 
					
						
							| 
									
										
										
										
											2020-10-12 11:58:00 +02:00
										 |  |  |     Clock *clock; | 
					
						
							| 
									
										
										
										
											2020-09-03 16:43:22 -04:00
										 |  |  | }; | 
					
						
							| 
									
										
										
										
											2016-03-15 09:59:26 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  | qemu_irq get_cps_irq(MIPSCPSState *cps, int pin_number); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #endif
 |