43 lines
1.2 KiB
C
43 lines
1.2 KiB
C
|
/*
|
||
|
|
* QTest testcase header for STM32L4X5 :
|
||
|
|
* used for consolidating common objects in stm32l4x5_*-test.c
|
||
|
|
*
|
||
|
|
* Copyright (c) 2024 Arnaud Minier <arnaud.minier@telecom-paris.fr>
|
||
|
|
* Copyright (c) 2024 Inès Varhol <ines.varhol@telecom-paris.fr>
|
||
|
|
*
|
||
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
||
|
|
* See the COPYING file in the top-level directory.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "libqtest.h"
|
||
|
|
|
||
|
|
/* copied from clock.h */
|
||
|
|
#define CLOCK_PERIOD_1SEC (1000000000llu << 32)
|
||
|
|
#define CLOCK_PERIOD_FROM_HZ(hz) (((hz) != 0) ? CLOCK_PERIOD_1SEC / (hz) : 0u)
|
||
|
|
/*
|
||
|
|
* MSI (4 MHz) is used as system clock source after startup
|
||
|
|
* from Reset.
|
||
|
|
* AHB, APB1 and APB2 prescalers are set to 1 at reset.
|
||
|
|
*/
|
||
|
|
#define SYSCLK_PERIOD CLOCK_PERIOD_FROM_HZ(4000000)
|
||
|
|
#define RCC_AHB2ENR 0x4002104C
|
||
|
|
#define RCC_APB1ENR1 0x40021058
|
||
|
|
#define RCC_APB1ENR2 0x4002105C
|
||
|
|
#define RCC_APB2ENR 0x40021060
|
||
|
|
|
||
|
|
|
||
|
|
static inline uint64_t get_clock_period(QTestState *qts, const char *path)
|
||
|
|
{
|
||
|
|
uint64_t clock_period = 0;
|
||
|
|
QDict *r;
|
||
|
|
|
||
|
|
r = qtest_qmp(qts, "{ 'execute': 'qom-get', 'arguments':"
|
||
|
|
" { 'path': %s, 'property': 'qtest-clock-period'} }", path);
|
||
|
|
g_assert_false(qdict_haskey(r, "error"));
|
||
|
|
clock_period = qdict_get_int(r, "return");
|
||
|
|
qobject_unref(r);
|
||
|
|
return clock_period;
|
||
|
|
}
|
||
|
|
|
||
|
|
|