| 
									
										
										
										
											2020-08-06 16:13:34 +02:00
										 |  |  | # gt64xxx_pci.c | 
					
						
							| 
									
										
										
										
											2021-03-04 19:02:56 +01:00
										 |  |  | gt64120_read(uint64_t addr, uint64_t value) "gt64120 read 0x%03"PRIx64" value:0x%08" PRIx64 | 
					
						
							|  |  |  | gt64120_write(uint64_t addr, uint64_t value) "gt64120 write 0x%03"PRIx64" value:0x%08" PRIx64 | 
					
						
							| 
									
										
										
										
											2021-03-03 00:10:01 +01:00
										 |  |  | gt64120_read_intreg(const char *regname, unsigned size, uint64_t value) "gt64120 read %s size:%u value:0x%08" PRIx64 | 
					
						
							|  |  |  | gt64120_write_intreg(const char *regname, unsigned size, uint64_t value) "gt64120 write %s size:%u value:0x%08" PRIx64 | 
					
						
							| 
									
										
										
										
											2019-06-25 00:28:40 +02:00
										 |  |  | gt64120_isd_remap(uint64_t from_length, uint64_t from_addr, uint64_t to_length, uint64_t to_addr) "ISD: 0x%08" PRIx64 "@0x%08" PRIx64 " -> 0x%08" PRIx64 "@0x%08" PRIx64 |