dfaggioli/qemu
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
0056d51bf7db8bcea10fda599b79c86fb35d59c1
qemu/include/hw/riscv
History
Eduardo Habkost 8110fa1d94 Use DECLARE_*CHECKER* macros 
Generated using:

 $ ./scripts/codeconverter/converter.py -i \
   --pattern=TypeCheckMacro $(git grep -l '' -- '*.[ch]')

Reviewed-by: Daniel P. Berrangé <berrange@redhat.com>
Reviewed-by: Juan Quintela <quintela@redhat.com>
Message-Id: <20200831210740.126168-12-ehabkost@redhat.com>
Reviewed-by: Juan Quintela <quintela@redhat.com>
Message-Id: <20200831210740.126168-13-ehabkost@redhat.com>
Message-Id: <20200831210740.126168-14-ehabkost@redhat.com>
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
2020-09-09 09:27:09 -04:00
..
boot_opensbi.h
riscv: Add opensbi firmware dynamic support
2020-07-13 17:25:37 -07:00
boot.h
riscv: Add opensbi firmware dynamic support
2020-07-13 17:25:37 -07:00
numa.h
hw/riscv: Add helpers for RISC-V multi-socket NUMA machines
2020-08-25 09:11:35 -07:00
opentitan.h
Use DECLARE_*CHECKER* macros
2020-09-09 09:27:09 -04:00
riscv_hart.h
Use DECLARE_*CHECKER* macros
2020-09-09 09:27:09 -04:00
riscv_htif.h
Clean up inclusion of sysemu/sysemu.h
2019-08-16 13:31:53 +02:00
sifive_clint.h
hw/riscv: Allow creating multiple instances of CLINT
2020-08-25 09:11:35 -07:00
sifive_cpu.h
riscv: Add a sifive_cpu.h to include both E and U cpu type defines
2019-09-17 08:42:46 -07:00
sifive_e_prci.h
riscv: sifive_e: prci: Update the PRCI register block size
2019-09-17 08:42:46 -07:00
sifive_e.h
sifive_e: Support the revB machine
2020-06-19 08:24:07 -07:00
sifive_gpio.h
hw/riscv: sifive_gpio: Add a new 'ngpio' property
2020-06-19 08:24:07 -07:00
sifive_plic.h
hw/riscv: Allow creating multiple instances of PLIC
2020-08-25 09:11:35 -07:00
sifive_test.h
riscv: sifive_test: Add reset functionality
2019-09-17 08:42:44 -07:00
sifive_u_otp.h
riscv: sifive: Implement a model for SiFive FU540 OTP
2019-09-17 08:42:49 -07:00
sifive_u_prci.h
riscv: sifive_u: Reference PRCI clocks in UART and ethernet nodes
2019-09-17 08:42:48 -07:00
sifive_u.h
hw/riscv: sifive_u: Add a dummy L2 cache controller device
2020-08-21 22:37:55 -07:00
sifive_uart.h
include: Make headers more self-contained
2019-08-16 13:31:51 +02:00
spike.h
Use DECLARE_*CHECKER* macros
2020-09-09 09:27:09 -04:00
virt.h
Use DECLARE_*CHECKER* macros
2020-09-09 09:27:09 -04:00