Header guard symbols should match their file name to make guard collisions less likely. Cleaned up with scripts/clean-header-guards.pl, followed by some renaming of new guard symbols picked by the script to better ones. Signed-off-by: Markus Armbruster <armbru@redhat.com> Message-Id: <20190315145123.28030-6-armbru@redhat.com> [Rebase to master: update include/hw/net/ne2000-isa.h]
		
			
				
	
	
		
			45 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			45 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * ARM SSE-200 Message Handling Unit (MHU)
 | 
						|
 *
 | 
						|
 * Copyright (c) 2019 Linaro Limited
 | 
						|
 * Written by Peter Maydell
 | 
						|
 *
 | 
						|
 *  This program is free software; you can redistribute it and/or modify
 | 
						|
 *  it under the terms of the GNU General Public License version 2 or
 | 
						|
 *  (at your option) any later version.
 | 
						|
 */
 | 
						|
 | 
						|
/*
 | 
						|
 * This is a model of the Message Handling Unit (MHU) which is part of the
 | 
						|
 * Arm SSE-200 and documented in
 | 
						|
 * http://infocenter.arm.com/help/topic/com.arm.doc.101104_0100_00_en/corelink_sse200_subsystem_for_embedded_technical_reference_manual_101104_0100_00_en.pdf
 | 
						|
 *
 | 
						|
 * QEMU interface:
 | 
						|
 *  + sysbus MMIO region 0: the system information register bank
 | 
						|
 *  + sysbus IRQ 0: interrupt for CPU 0
 | 
						|
 *  + sysbus IRQ 1: interrupt for CPU 1
 | 
						|
 */
 | 
						|
 | 
						|
#ifndef HW_MISC_ARMSSE_MHU_H
 | 
						|
#define HW_MISC_ARMSSE_MHU_H
 | 
						|
 | 
						|
#include "hw/sysbus.h"
 | 
						|
 | 
						|
#define TYPE_ARMSSE_MHU "armsse-mhu"
 | 
						|
#define ARMSSE_MHU(obj) OBJECT_CHECK(ARMSSEMHU, (obj), TYPE_ARMSSE_MHU)
 | 
						|
 | 
						|
typedef struct ARMSSEMHU {
 | 
						|
    /*< private >*/
 | 
						|
    SysBusDevice parent_obj;
 | 
						|
 | 
						|
    /*< public >*/
 | 
						|
    MemoryRegion iomem;
 | 
						|
    qemu_irq cpu0irq;
 | 
						|
    qemu_irq cpu1irq;
 | 
						|
 | 
						|
    uint32_t cpu0intr;
 | 
						|
    uint32_t cpu1intr;
 | 
						|
} ARMSSEMHU;
 | 
						|
 | 
						|
#endif
 |