SHA256
1
0
forked from pool/cpuid
Go to file
Jan Engelhardt dcfb060635 Accepting request 1040204 from home:vlefebvre:branches:utilities
- Update to release 20221201
  * Clarified synth decoding for Intel Xeon D-1700.
  * Added uarch & synth decoding for AMD 4800S Desktop Kit, based on
    instlatx64 sample.
  * Added uarch decoding for AMD Genoa A1, based on instlatx64 sample
  * Added uarch decoding for (0,6),(12,15) Emerald Rapids, from LX*.
  * Added synth & uarch decoding for (10,15),(10,1) Bergamo.
	* Added 0x8000000a/edx bits: ROGPT, VNMI, IBS virtualization.
	* Added 0x8000001b/eax bit: IBS L3 miss filtering support.
	* Added 0x8000001f/eax bits: RMPQUERY instruction support,
	  VMPL supervisor shadow stack support, VMGEXIT parameter support,
	  virtual TOM MSR support, IBS virtual support for SEV-ES guests,
	  SMT protection support, SVSM communication page MSR support,
	  VIRT_RMPUPDATE & VIRT_PSMASH MSR support.
	* Added 0x80000020/0/ecx bit: L3 range reservation support.
	* Added 0x80000021/eax bits: automatic IBRS,
	  CPUID disable for non-privileged.
	* Added 0x80000022/eax bit: AMD LBR & PMC freezing.
	* Added 0x80000022/ebx field: number of LBR stack entries.
	* Added 0x80000023 leaf: Multi-Key Encrypted Memory Capabilities.
	* Added 0x80000026 leaf: AMD Extended CPU Topology.
	* cpuid.c: use lseek64 and cpuset_setaffinity, Added 0x80000022/eax
    AMD LBR V2 flag, from LX*.

OBS-URL: https://build.opensuse.org/request/show/1040204
OBS-URL: https://build.opensuse.org/package/show/utilities/cpuid?expand=0&rev=40
2022-12-05 10:16:52 +00:00
.gitattributes 20110305 2011-06-01 22:07:39 +00:00
.gitignore 20110305 2011-06-01 22:07:39 +00:00
cpuid-20221201.src.tar.gz Accepting request 1040204 from home:vlefebvre:branches:utilities 2022-12-05 10:16:52 +00:00
cpuid.changes Accepting request 1040204 from home:vlefebvre:branches:utilities 2022-12-05 10:16:52 +00:00
cpuid.spec Accepting request 1040204 from home:vlefebvre:branches:utilities 2022-12-05 10:16:52 +00:00