- U_intel-Add-more-Coffeelake-PCI-IDs.patch
* Add more Coffeelake PCI IDs (request by Intel) OBS-URL: https://build.opensuse.org/package/show/X11:XOrg/libdrm?expand=0&rev=255
This commit is contained in:
parent
68fd249a66
commit
19c5d103e4
78
U_intel-Add-more-Coffeelake-PCI-IDs.patch
Normal file
78
U_intel-Add-more-Coffeelake-PCI-IDs.patch
Normal file
@ -0,0 +1,78 @@
|
||||
From d3cb58831517d4d42869a7c1f518c861baafdc8e Mon Sep 17 00:00:00 2001
|
||||
From: Anuj Phogat <anuj.phogat@gmail.com>
|
||||
Date: Wed, 10 Jan 2018 15:51:02 -0800
|
||||
Subject: [PATCH] intel: Add more Coffeelake PCI IDs
|
||||
|
||||
Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
|
||||
Cc: Anusha Srivatsa <anusha.srivatsa@intel.com>
|
||||
Signed-off-by: Anuj Phogat <anuj.phogat@gmail.com>
|
||||
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
|
||||
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
|
||||
---
|
||||
intel/intel_chipset.h | 30 +++++++++++++++++++++++-------
|
||||
1 file changed, 23 insertions(+), 7 deletions(-)
|
||||
|
||||
diff --git a/intel/intel_chipset.h b/intel/intel_chipset.h
|
||||
index d81b1646..3818e71e 100644
|
||||
--- a/intel/intel_chipset.h
|
||||
+++ b/intel/intel_chipset.h
|
||||
@@ -223,15 +223,23 @@
|
||||
|
||||
#define PCI_CHIP_COFFEELAKE_S_GT1_1 0x3E90
|
||||
#define PCI_CHIP_COFFEELAKE_S_GT1_2 0x3E93
|
||||
+#define PCI_CHIP_COFFEELAKE_S_GT1_3 0x3E99
|
||||
#define PCI_CHIP_COFFEELAKE_S_GT2_1 0x3E91
|
||||
#define PCI_CHIP_COFFEELAKE_S_GT2_2 0x3E92
|
||||
#define PCI_CHIP_COFFEELAKE_S_GT2_3 0x3E96
|
||||
+#define PCI_CHIP_COFFEELAKE_S_GT2_4 0x3E9A
|
||||
#define PCI_CHIP_COFFEELAKE_H_GT2_1 0x3E9B
|
||||
#define PCI_CHIP_COFFEELAKE_H_GT2_2 0x3E94
|
||||
-#define PCI_CHIP_COFFEELAKE_U_GT3_1 0x3EA5
|
||||
-#define PCI_CHIP_COFFEELAKE_U_GT3_2 0x3EA6
|
||||
-#define PCI_CHIP_COFFEELAKE_U_GT3_3 0x3EA7
|
||||
-#define PCI_CHIP_COFFEELAKE_U_GT3_4 0x3EA8
|
||||
+#define PCI_CHIP_COFFEELAKE_U_GT1_1 0x3EA1
|
||||
+#define PCI_CHIP_COFFEELAKE_U_GT1_2 0x3EA4
|
||||
+#define PCI_CHIP_COFFEELAKE_U_GT2_1 0x3EA0
|
||||
+#define PCI_CHIP_COFFEELAKE_U_GT2_2 0x3EA3
|
||||
+#define PCI_CHIP_COFFEELAKE_U_GT2_3 0x3EA9
|
||||
+#define PCI_CHIP_COFFEELAKE_U_GT3_1 0x3EA2
|
||||
+#define PCI_CHIP_COFFEELAKE_U_GT3_2 0x3EA5
|
||||
+#define PCI_CHIP_COFFEELAKE_U_GT3_3 0x3EA6
|
||||
+#define PCI_CHIP_COFFEELAKE_U_GT3_4 0x3EA7
|
||||
+#define PCI_CHIP_COFFEELAKE_U_GT3_5 0x3EA8
|
||||
|
||||
#define PCI_CHIP_CANNONLAKE_U_GT2_0 0x5A52
|
||||
#define PCI_CHIP_CANNONLAKE_U_GT2_1 0x5A5A
|
||||
@@ -477,17 +485,25 @@
|
||||
|
||||
#define IS_CFL_S(devid) ((devid) == PCI_CHIP_COFFEELAKE_S_GT1_1 || \
|
||||
(devid) == PCI_CHIP_COFFEELAKE_S_GT1_2 || \
|
||||
+ (devid) == PCI_CHIP_COFFEELAKE_S_GT1_3 || \
|
||||
(devid) == PCI_CHIP_COFFEELAKE_S_GT2_1 || \
|
||||
(devid) == PCI_CHIP_COFFEELAKE_S_GT2_2 || \
|
||||
- (devid) == PCI_CHIP_COFFEELAKE_S_GT2_3)
|
||||
+ (devid) == PCI_CHIP_COFFEELAKE_S_GT2_3 || \
|
||||
+ (devid) == PCI_CHIP_COFFEELAKE_S_GT2_4)
|
||||
|
||||
#define IS_CFL_H(devid) ((devid) == PCI_CHIP_COFFEELAKE_H_GT2_1 || \
|
||||
(devid) == PCI_CHIP_COFFEELAKE_H_GT2_2)
|
||||
|
||||
-#define IS_CFL_U(devid) ((devid) == PCI_CHIP_COFFEELAKE_U_GT3_1 || \
|
||||
+#define IS_CFL_U(devid) ((devid) == PCI_CHIP_COFFEELAKE_U_GT1_1 || \
|
||||
+ (devid) == PCI_CHIP_COFFEELAKE_U_GT1_2 || \
|
||||
+ (devid) == PCI_CHIP_COFFEELAKE_U_GT2_1 || \
|
||||
+ (devid) == PCI_CHIP_COFFEELAKE_U_GT2_2 || \
|
||||
+ (devid) == PCI_CHIP_COFFEELAKE_U_GT2_3 || \
|
||||
+ (devid) == PCI_CHIP_COFFEELAKE_U_GT3_1 || \
|
||||
(devid) == PCI_CHIP_COFFEELAKE_U_GT3_2 || \
|
||||
(devid) == PCI_CHIP_COFFEELAKE_U_GT3_3 || \
|
||||
- (devid) == PCI_CHIP_COFFEELAKE_U_GT3_4)
|
||||
+ (devid) == PCI_CHIP_COFFEELAKE_U_GT3_4 || \
|
||||
+ (devid) == PCI_CHIP_COFFEELAKE_U_GT3_5)
|
||||
|
||||
#define IS_COFFEELAKE(devid) (IS_CFL_S(devid) || \
|
||||
IS_CFL_H(devid) || \
|
||||
--
|
||||
2.13.6
|
||||
|
@ -1,3 +1,9 @@
|
||||
-------------------------------------------------------------------
|
||||
Mon Jan 15 13:38:22 UTC 2018 - sndirsch@suse.com
|
||||
|
||||
- U_intel-Add-more-Coffeelake-PCI-IDs.patch
|
||||
* Add more Coffeelake PCI IDs (request by Intel)
|
||||
|
||||
-------------------------------------------------------------------
|
||||
Mon Dec 18 17:37:26 UTC 2017 - tobias.johannes.klausmann@mni.thm.de
|
||||
|
||||
|
@ -1,7 +1,7 @@
|
||||
#
|
||||
# spec file for package libdrm
|
||||
#
|
||||
# Copyright (c) 2017 SUSE LINUX GmbH, Nuernberg, Germany.
|
||||
# Copyright (c) 2018 SUSE LINUX GmbH, Nuernberg, Germany.
|
||||
#
|
||||
# All modifications and additions to the file contributed by third parties
|
||||
# remain the property of their copyright owners, unless otherwise agreed
|
||||
@ -28,6 +28,7 @@ Url: http://dri.freedesktop.org/
|
||||
# Source URL: http://dri.freedesktop.org/libdrm/
|
||||
Source: http://dri.freedesktop.org/libdrm/%{name}-%{version}.tar.bz2
|
||||
Source2: baselibs.conf
|
||||
Patch0: U_intel-Add-more-Coffeelake-PCI-IDs.patch
|
||||
BuildRequires: autoconf >= 2.63
|
||||
BuildRequires: automake >= 1.10
|
||||
BuildRequires: libtool >= 2.2
|
||||
@ -180,6 +181,7 @@ Group: System/Libraries
|
||||
|
||||
%prep
|
||||
%setup -q
|
||||
%patch0 -p1
|
||||
|
||||
%build
|
||||
export CFLAGS="%{optflags} -fno-strict-aliasing"
|
||||
|
Loading…
x
Reference in New Issue
Block a user