* SHA-1 is not allowed anymore in FIPS 186-5 for signature verification operations. After 12/31/2030, NIST will disallow SHA-1 for all of its usages. * Add openssl-3-FIPS-Deny-SHA-1-sigver-in-FIPS-provider.patch - FIPS: RSA keygen PCT requirements. * Skip the rsa_keygen_pairwise_test() PCT in rsa_keygen() as the self-test requirements are covered by do_rsa_pct() for both RSA-OAEP and RSA signatures [bsc#1221760] * Enforce error state if rsa_keygen PCT is run and fails [bsc#1221753] * Add openssl-3-FIPS-PCT_rsa_keygen.patch - FIPS: Check that the fips provider is available before setting it as the default provider in FIPS mode. [bsc#1220523] * Rebase openssl-Force-FIPS.patch - FIPS: Port openssl to use jitterentropy [bsc#1220523] * Set the module in error state if the jitter RNG fails either on initialization or entropy gathering because health tests failed. * Add jitterentropy as a seeding source output also in crypto/info.c * Move the jitter entropy collector and the associated lock out of the header file to avoid redefinitions. * Add the fips_local.cnf symlink to the spec file. This simlink points to the openssl_fips.config file that is provided by the crypto-policies package. * Rebase openssl-3-jitterentropy-3.4.0.patch * Rebase openssl-FIPS-enforce-EMS-support.patch - FIPS: Block non-Approved Elliptic Curves [bsc#1221786] OBS-URL: https://build.opensuse.org/package/show/security:tls/openssl-3?expand=0&rev=110
29 lines
846 B
Diff
29 lines
846 B
Diff
From d2bfec6e464aeb247a2d6853668d4e473f19e15f Mon Sep 17 00:00:00 2001
|
|
From: "fangming.fang" <fangming.fang@arm.com>
|
|
Date: Thu, 7 Dec 2023 06:17:51 +0000
|
|
Subject: [PATCH] Enable BTI feature for md5 on aarch64
|
|
|
|
Fixes: #22959
|
|
---
|
|
crypto/md5/asm/md5-aarch64.pl | 3 +++
|
|
1 file changed, 3 insertions(+)
|
|
|
|
diff --git a/crypto/md5/asm/md5-aarch64.pl b/crypto/md5/asm/md5-aarch64.pl
|
|
index 3200a0fa9bff0..5a8608069691d 100755
|
|
--- a/crypto/md5/asm/md5-aarch64.pl
|
|
+++ b/crypto/md5/asm/md5-aarch64.pl
|
|
@@ -28,10 +28,13 @@
|
|
*STDOUT=*OUT;
|
|
|
|
$code .= <<EOF;
|
|
+#include "arm_arch.h"
|
|
+
|
|
.text
|
|
.globl ossl_md5_block_asm_data_order
|
|
.type ossl_md5_block_asm_data_order,\@function
|
|
ossl_md5_block_asm_data_order:
|
|
+ AARCH64_VALID_CALL_TARGET
|
|
// Save all callee-saved registers
|
|
stp x19,x20,[sp,#-80]!
|
|
stp x21,x22,[sp,#16]
|