34 lines
1.1 KiB
Diff
34 lines
1.1 KiB
Diff
|
From 6fef5a1f40ec5dd0c13fabd299929125bafda7d4 Mon Sep 17 00:00:00 2001
|
||
|
From: Bruce Rogers <brogers@suse.com>
|
||
|
Date: Fri, 17 May 2013 16:49:58 -0600
|
||
|
Subject: [PATCH] increase x86_64 physical bits to 42
|
||
|
MIME-Version: 1.0
|
||
|
Content-Type: text/plain; charset=UTF-8
|
||
|
Content-Transfer-Encoding: 8bit
|
||
|
|
||
|
Allow for guests with higher amounts of ram. The current thought
|
||
|
is that 2TB specified on qemu commandline would be an appropriate
|
||
|
limit. Note that this requires the next higher bit value since
|
||
|
the highest address is actually more than 2TB due to the pci
|
||
|
memory hole.
|
||
|
|
||
|
Signed-off-by: Bruce Rogers <brogers@suse.com>
|
||
|
Signed-off-by: Andreas Färber <afaerber@suse.de>
|
||
|
---
|
||
|
target-i386/cpu.h | 2 +-
|
||
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
||
|
|
||
|
diff --git a/target-i386/cpu.h b/target-i386/cpu.h
|
||
|
index c605724022..4c17f17701 100644
|
||
|
--- a/target-i386/cpu.h
|
||
|
+++ b/target-i386/cpu.h
|
||
|
@@ -1465,7 +1465,7 @@ uint64_t cpu_get_tsc(CPUX86State *env);
|
||
|
/* XXX: This value should match the one returned by CPUID
|
||
|
* and in exec.c */
|
||
|
# if defined(TARGET_X86_64)
|
||
|
-# define TCG_PHYS_ADDR_BITS 40
|
||
|
+# define TCG_PHYS_ADDR_BITS 42
|
||
|
# else
|
||
|
# define TCG_PHYS_ADDR_BITS 36
|
||
|
# endif
|