From 0185502c2be548d512a22857530de4171f27e9385a1a80315c6332bc7494c88f Mon Sep 17 00:00:00 2001 From: Dirk Mueller Date: Tue, 20 Jun 2023 21:19:23 +0000 Subject: [PATCH] =?UTF-8?q?-=20update=20to=2020230613:=20=20=20*=20|=20Pro?= =?UTF-8?q?cessor=20=20=20=20=20=20|=20Stepping=20|=20F-M-S/PI=20=20=20=20?= =?UTF-8?q?|=20Old=20Ver=20=20|=20New=20=20=20=20=20Ver=20=20|=20Products?= =?UTF-8?q?=20=20=20*=20|:---------------|:---------|:------------|:------?= =?UTF-8?q?---|:---------|:---------=20=20=20*=20|=20ADL-N=20=20=20=20=20?= =?UTF-8?q?=20=20=20=20=20|=20A0=20=20=20=20=20=20=20|=2006-be-00/01=20|?= =?UTF-8?q?=20=20=20=20=20=20=20=20=20=20|=2000000010=20|=20Core=20i3-N305?= =?UTF-8?q?/N300,=20N50/N97/N100/N200,=20Atom=20=20=20=20=20x7211E/x7213E/?= =?UTF-8?q?x7425E=20=20=20*=20|=20AZB=20=20=20=20=20=20=20=20=20=20=20=20|?= =?UTF-8?q?=20A0=20=20=20=20=20=20=20|=2006-9a-04/40=20|=20=20=20=20=20=20?= =?UTF-8?q?=20=20=20=20|=2000000004=20|=20Intel(R)=20Atom(R)=20C1100=20=20?= =?UTF-8?q?=20*=20|=20AZB=20=20=20=20=20=20=20=20=20=20=20=20|=20R0=20=20?= =?UTF-8?q?=20=20=20=20=20|=2006-9a-04/40=20|=20=20=20=20=20=20=20=20=20?= =?UTF-8?q?=20|=2000000004=20|=20Intel(R)=20Atom(R)=20C1100=20=20=20*=20|?= =?UTF-8?q?=20Processor=20=20=20=20=20=20|=20Stepping=20|=20F-M-S/PI=20=20?= =?UTF-8?q?=20=20|=20Old=20Ver=20=20|=20New=20Ver=20=20|=20Products=20=20?= =?UTF-8?q?=20*=20|:---------------|:---------|:------------|:---------|:-?= =?UTF-8?q?--------|:---------=20=20=20*=20|=20ADL=20=C2=A0=20=C2=A0=20?= =?UTF-8?q?=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0|=20L0=20=C2=A0=20=C2=A0=20?= =?UTF-8?q?=C2=A0=20|=2006-9a-03/80=20|=2000000429=20|=200000042a=20|=20Co?= =?UTF-8?q?re=20Gen12=20=20=20*=20|=20ADL=20=C2=A0=20=C2=A0=20=C2=A0=20?= =?UTF-8?q?=C2=A0=20=C2=A0=20=C2=A0|=20L0=20=C2=A0=20=C2=A0=20=C2=A0=20|?= =?UTF-8?q?=2006-9a-04/80=20|=2000000429=20|=200000042a=20|=20Core=20Gen12?= =?UTF-8?q?=20=20=20*=20|=20AML-Y22=20=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0|?= =?UTF-8?q?=20H0=20=C2=A0=20=C2=A0=20=C2=A0=20|=2006-8e-09/10=20|=20000000?= =?UTF-8?q?f0=20|=20000000f2=20|=20Core=20Gen8=20Mobile=20=20=20*=20|=20AM?= =?UTF-8?q?L-Y42=20=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0|=20V0=20=C2=A0=20?= =?UTF-8?q?=C2=A0=20=C2=A0=20|=2006-8e-0c/94=20|=20000000f4=20|=20000000f6?= =?UTF-8?q?=20|=20Core=20Gen10=20Mobile=20=20=20*=20|=20CFL-H=20=C2=A0=20?= =?UTF-8?q?=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0|=20R0=20=C2=A0=20=C2=A0=20?= =?UTF-8?q?=C2=A0=20|=2006-9e-0d/22=20|=20000000f4=20|=20000000f8=20|=20Co?= =?UTF-8?q?re=20Gen9=20Mobile=20=20=20*=20|=20CFL-H/S=20=C2=A0=20=C2=A0=20?= =?UTF-8?q?=C2=A0=20=C2=A0|=20P0=20=C2=A0=20=C2=A0=20=C2=A0=20|=2006-9e-0c?= =?UTF-8?q?/22=20|=20000000f0=20|=20000000f2=20|=20Core=20Gen9=20=20=20*?= =?UTF-8?q?=20|=20CFL-H/S/E3=20=C2=A0=20=C2=A0=20|=20U0=20=C2=A0=20=C2=A0?= =?UTF-8?q?=20=C2=A0=20|=2006-9e-0a/22=20|=20000000f0=20|=20000000f2=20|?= =?UTF-8?q?=20Core=20Gen8=20Desktop,=20Mobile,=20Xeon=20E=20=20=20*=20|=20?= =?UTF-8?q?CFL-S=20=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0|=20B0=20?= =?UTF-8?q?=C2=A0=20=C2=A0=20=C2=A0=20|=2006-9e-0b/02=20|=20000000f0=20|?= =?UTF-8?q?=20000000f2=20|=20Core=20Gen8=20=20=20*=20|=20CFL-U43e=20=C2=A0?= =?UTF-8?q?=20=C2=A0=20=C2=A0=20|=20D0=20=C2=A0=20=C2=A0=20=C2=A0=20|=2006?= =?UTF-8?q?-8e-0a/c0=20|=20000000f0=20|=20000000f2=20|=20Core=20Gen8=20Mob?= =?UTF-8?q?ile=20=20=20*=20|=20CLX-SP=20=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0?= =?UTF-8?q?=20|=20B0=20=C2=A0=20=C2=A0=20=C2=A0=20|=2006-55-06/bf=20|=2004?= =?UTF-8?q?003303=20|=2004003501=20|=20Xeon=20Scalable=20Gen2=20=20=20*=20?= =?UTF-8?q?|=20CLX-SP=20=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0=20|=20B1=20?= =?UTF-8?q?=C2=A0=20=C2=A0=20=C2=A0=20|=2006-55-07/bf=20|=2005003303=20|?= =?UTF-8?q?=2005003501=20|=20Xeon=20Scalable=20Gen2=20=20=20*=20|=20CML-H?= =?UTF-8?q?=20=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0|=20R1=20=C2=A0=20?= =?UTF-8?q?=C2=A0=20=C2=A0=20|=2006-a5-02/20=20|=20000000f4=20|=20000000f6?= =?UTF-8?q?=20|=20Core=20Gen10=20Mobile=20=20=20*=20|=20CML-S102=20=C2=A0?= =?UTF-8?q?=20=C2=A0=20=C2=A0=20|=20Q0=20=C2=A0=20=C2=A0=20=C2=A0=20|=2006?= =?UTF-8?q?-a5-05/22=20|=20000000f4=20|=20000000f6=20|=20Core=20Gen10=20?= =?UTF-8?q?=20=20*=20|=20CML-S62=20=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0|=20G1?= =?UTF-8?q?=20=C2=A0=20=C2=A0=20=C2=A0=20|=2006-a5-03/22=20|=20000000f4=20?= =?UTF-8?q?|=20000000f6=20|=20Core=20Gen10=20=20=20*=20|=20CML-U62=20V1=20?= =?UTF-8?q?=C2=A0=20=C2=A0=20|=20A0=20=C2=A0=20=C2=A0=20=C2=A0=20|=2006-a6?= =?UTF-8?q?-00/80=20|=20000000f4=20|=20000000f6=20|=20Core=20Gen10=20Mobil?= =?UTF-8?q?e=20=20=20*=20|=20CML-U62=20V2=20=C2=A0=20=C2=A0=20|=20K1=20?= =?UTF-8?q?=C2=A0=20=C2=A0=20=C2=A0=20|=2006-a6-01/80=20|=20000000f4=20|?= =?UTF-8?q?=20000000f6=20|=20Core=20Gen10=20Mobile=20=20=20*=20|=20CML-Y42?= =?UTF-8?q?=20=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0|=20V0=20=C2=A0=20=C2=A0=20?= =?UTF-8?q?=C2=A0=20|=2006-8e-0c/94=20|=20000000f4=20|=20000000f6=20|=20Co?= =?UTF-8?q?re=20Gen10=20Mobile=20=20=20*=20|=20CPX-SP=20=C2=A0=20=C2=A0=20?= =?UTF-8?q?=C2=A0=20=C2=A0=20|=20A1=20=C2=A0=20=C2=A0=20=C2=A0=20|=2006-55?= =?UTF-8?q?-0b/bf=20|=2007002503=20|=2007002601=20|=20Xeon=20Scalable=20Ge?= =?UTF-8?q?n3=20=20=20*=20|=20ICL-D=20=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0=20?= =?UTF-8?q?=C2=A0|=20B0=20=C2=A0=20=C2=A0=20=C2=A0=20|=2006-6c-01/10=20|?= =?UTF-8?q?=2001000211=20|=2001000230=20|=20Xeon=20D-17xx,=20D-27xx=20=20?= =?UTF-8?q?=20*=20|=20ICL-U/Y=20=C2=A0=20=C2=A0=20=C2=A0=20=C2=A0|=20D1=20?= =?UTF-8?q?=C2=A0=20=C2=A0=20=C2=A0=20|=2006-7e-05/80=20|=20000000b8=20|?= =?UTF-8?q?=20000000ba=20|=20Core=20Gen10=20Mobile?= MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit OBS-URL: https://build.opensuse.org/package/show/Base:System/ucode-intel?expand=0&rev=121 --- microcode-20230516a.tar.gz | 3 -- microcode-20230613.tar.gz | 3 ++ ucode-intel.changes | 60 ++++++++++++++++++++++++++++++++++++++ ucode-intel.spec | 2 +- 4 files changed, 64 insertions(+), 4 deletions(-) delete mode 100644 microcode-20230516a.tar.gz create mode 100644 microcode-20230613.tar.gz diff --git a/microcode-20230516a.tar.gz b/microcode-20230516a.tar.gz deleted file mode 100644 index 33c93fa..0000000 --- a/microcode-20230516a.tar.gz +++ /dev/null @@ -1,3 +0,0 @@ -version https://git-lfs.github.com/spec/v1 -oid sha256:ff21b1c08ce56ff7f07f8b00ff8427fd0e5f846897aa40b01988ba3f05215fc3 -size 12444151 diff --git a/microcode-20230613.tar.gz b/microcode-20230613.tar.gz new file mode 100644 index 0000000..0f87501 --- /dev/null +++ b/microcode-20230613.tar.gz @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:894d822d2347222a2595d4fc47d358e01d35a54780123100c317dfc31b1b0cc9 +size 12338446 diff --git a/ucode-intel.changes b/ucode-intel.changes index 0b37066..d891297 100644 --- a/ucode-intel.changes +++ b/ucode-intel.changes @@ -1,3 +1,63 @@ +------------------------------------------------------------------- +Tue Jun 20 21:18:04 UTC 2023 - Dirk Müller + +- update to 20230613: + * | Processor | Stepping | F-M-S/PI | Old Ver | New + Ver | Products + * |:---------------|:---------|:------------|:---------|:---------|:--------- + * | ADL-N | A0 | 06-be-00/01 | | 00000010 | Core i3-N305/N300, N50/N97/N100/N200, Atom + x7211E/x7213E/x7425E + * | AZB | A0 | 06-9a-04/40 | | 00000004 | Intel(R) Atom(R) C1100 + * | AZB | R0 | 06-9a-04/40 | | 00000004 | Intel(R) Atom(R) C1100 + + * | Processor | Stepping | F-M-S/PI | Old Ver | New Ver | Products + * |:---------------|:---------|:------------|:---------|:---------|:--------- + * | ADL            | L0       | 06-9a-03/80 | 00000429 | 0000042a | Core Gen12 + * | ADL            | L0       | 06-9a-04/80 | 00000429 | 0000042a | Core Gen12 + * | AML-Y22        | H0       | 06-8e-09/10 | 000000f0 | 000000f2 | Core Gen8 Mobile + * | AML-Y42        | V0       | 06-8e-0c/94 | 000000f4 | 000000f6 | Core Gen10 Mobile + * | CFL-H          | R0       | 06-9e-0d/22 | 000000f4 | 000000f8 | Core Gen9 Mobile + * | CFL-H/S        | P0       | 06-9e-0c/22 | 000000f0 | 000000f2 | Core Gen9 + * | CFL-H/S/E3     | U0       | 06-9e-0a/22 | 000000f0 | 000000f2 | Core Gen8 Desktop, Mobile, Xeon E + * | CFL-S          | B0       | 06-9e-0b/02 | 000000f0 | 000000f2 | Core Gen8 + * | CFL-U43e       | D0       | 06-8e-0a/c0 | 000000f0 | 000000f2 | Core Gen8 Mobile + * | CLX-SP         | B0       | 06-55-06/bf | 04003303 | 04003501 | Xeon Scalable Gen2 + * | CLX-SP         | B1       | 06-55-07/bf | 05003303 | 05003501 | Xeon Scalable Gen2 + * | CML-H          | R1       | 06-a5-02/20 | 000000f4 | 000000f6 | Core Gen10 Mobile + * | CML-S102       | Q0       | 06-a5-05/22 | 000000f4 | 000000f6 | Core Gen10 + * | CML-S62        | G1       | 06-a5-03/22 | 000000f4 | 000000f6 | Core Gen10 + * | CML-U62 V1     | A0       | 06-a6-00/80 | 000000f4 | 000000f6 | Core Gen10 Mobile + * | CML-U62 V2     | K1       | 06-a6-01/80 | 000000f4 | 000000f6 | Core Gen10 Mobile + * | CML-Y42        | V0       | 06-8e-0c/94 | 000000f4 | 000000f6 | Core Gen10 Mobile + * | CPX-SP         | A1       | 06-55-0b/bf | 07002503 | 07002601 | Xeon Scalable Gen3 + * | ICL-D          | B0       | 06-6c-01/10 | 01000211 | 01000230 | Xeon D-17xx, D-27xx + * | ICL-U/Y        | D1       | 06-7e-05/80 | 000000b8 | 000000ba | Core Gen10 Mobile + * | ICX-SP         | D0       | 06-6a-06/87 | 0d000389 | 0d000390 | Xeon Scalable Gen3 + * | KBL-G/H/S/E3   | B0       | 06-9e-09/2a | 000000f0 | 000000f2 | Core Gen7; Xeon E3 v6 + * | KBL-U/Y        | H0       | 06-8e-09/c0 | 000000f0 | 000000f2 | Core Gen7 Mobile + * | LKF            | B2/B3    | 06-8a-01/10 | 00000032 | 00000033 | Core w/Hybrid Technology + * | RKL-S          | B0       | 06-a7-01/02 | 00000057 | 00000058 | Core Gen11 + * | RPL-H 6+8      | J0       | 06-ba-02/07 | 0000410e | 00004112 | Core Gen13 + * | RPL-P 6+8      | J0       | 06-ba-02/07 | 0000410e | 00004112 | Core Gen13 + * | RPL-S          | S0       | 06-b7-01/32 | 00000112 | 00000113 | Core Gen13 + * | RPL-U 2+8      | Q0       | 06-ba-03/07 | 0000410e | 00004112 | Core Gen13 + * | SKX-D          | H0       | 06-55-04/b7 | 02006e05 | 02006f05 | Xeon D-21xx + * | SKX-SP         | B1       | 06-55-03/97 | 01000161 | 01000171 | Xeon Scalable + * | SKX-SP         | H0/M0/U0 | 06-55-04/b7 | 02006e05 | 02006f05 | Xeon Scalable + * | SPR-HBM        | B3       | 06-8f-08/10 | 2c000170 | 2c0001d1 | Xeon Max + * | SPR-SP         | E0       | 06-8f-04/87 | 2b000181 | 2b000461 | Xeon Scalable Gen4 + * | SPR-SP         | E2       | 06-8f-05/87 | 2b000181 | 2b000461 | Xeon Scalable Gen4 + * | SPR-SP         | E3       | 06-8f-06/87 | 2b000181 | 2b000461 | Xeon Scalable Gen4 + * | SPR-SP         | E4       | 06-8f-07/87 | 2b000181 | 2b000461 | Xeon Scalable Gen4 + * | SPR-SP         | E5       | 06-8f-08/87 | 2b000181 | 2b000461 | Xeon Scalable Gen4 + * | SPR-SP         | S2       | 06-8f-07/87 | 2b000181 | 2b000461 | Xeon Scalable Gen4 + * | SPR-SP         | S3       | 06-8f-08/87 | 2b000181 | 2b000461 | Xeon Scalable Gen4 + * | TGL            | B1       | 06-8c-01/80 | 000000a6 | 000000aa | Core Gen11 Mobile + * | TGL-H          | R0       | 06-8d-01/c2 | 00000042 | 00000044 | Core Gen11 Mobile + * | TGL-R          | C0       | 06-8c-02/c2 | 00000028 | 0000002a | Core Gen11 Mobile + * | WHL-U          | V0       | 06-8e-0c/94 | 000000f4 | 000000f6 | Core Gen8 Mobile + * | WHL-U          | W0       | 06-8e-0b/d0 | 000000f0 | 000000f2 | Core Gen8 Mobile + ------------------------------------------------------------------- Mon May 29 01:55:35 UTC 2023 - Dirk Müller diff --git a/ucode-intel.spec b/ucode-intel.spec index d0c9e75..8cc7772 100644 --- a/ucode-intel.spec +++ b/ucode-intel.spec @@ -20,7 +20,7 @@ %define _firmwaredir /lib/firmware %endif Name: ucode-intel -Version: 20230516a +Version: 20230613 Release: 0 Summary: Microcode Updates for Intel x86/x86-64 CPUs License: SUSE-Firmware