ucode-intel/ucode-intel.spec
Marcus Meissner ac63b33d3e Accepting request 813007 from home:msmeissn:branches:Base:System
- Updated Intel CPU Microcode to 20200609 (bsc#1172466)
  Fixes for:
  - CVE-2020-0543: Fixed a side channel attack against special registers
    which could have resulted in leaking of read values to cores other
    than the one which called it.  This attack is known as Special Register
    Buffer Data Sampling (SRBDS) or "CrossTalk" (bsc#1154824).
  - CVE-2020-0548,CVE-2020-0549: Additional ucode updates were supplied to
    mitigate the Vector Register and L1D Eviction Sampling aka "CacheOutAttack"
    attacks. (bsc#1156353)
  == 20200602_DEMO Release ==
  -- Updates upon 20200520 release --
  Processor             Identifier     Version       Products
  Model        Stepping F-MO-S/PI      Old->New
  ---- new platforms ----------------------------------------
  ---- updated platforms ------------------------------------
  HSW          C0       6-3c-3/32 00000027->00000028 Core Gen4
  BDW-U/Y      E0/F0    6-3d-4/c0 0000002e->0000002f Core Gen5
  HSW-U        C0/D0    6-45-1/72 00000025->00000026 Core Gen4
  HSW-H        C0       6-46-1/32 0000001b->0000001c Core Gen4
  BDW-H/E3     E0/G0    6-47-1/22 00000021->00000022 Core Gen5
  SKL-U/Y      D0       6-4e-3/c0 000000d6->000000dc Core Gen6 Mobile
  SKL-U23e     K1       6-4e-3/c0 000000d6->000000dc Core Gen6 Mobile
  SKX-SP       B1       6-55-3/97 01000151->01000157 Xeon Scalable
  SKX-SP       H0/M0/U0 6-55-4/b7 02000065->02006906 Xeon Scalable
  SKX-D        M1       6-55-4/b7 02000065->02006906 Xeon D-21xx
  CLX-SP       B0       6-55-6/bf 0400002c->04002f01 Xeon Scalable Gen2
  CLX-SP       B1       6-55-7/bf 0500002c->04002f01 Xeon Scalable Gen2
  SKL-H/S      R0/N0    6-5e-3/36 000000d6->000000dc Core Gen6; Xeon E3 v5
  AML-Y22      H0       6-8e-9/10 000000ca->000000d6 Core Gen8 Mobile
  KBL-U/Y      H0       6-8e-9/c0 000000ca->000000d6 Core Gen7 Mobile

OBS-URL: https://build.opensuse.org/request/show/813007
OBS-URL: https://build.opensuse.org/package/show/Base:System/ucode-intel?expand=0&rev=79
2020-06-09 17:45:20 +00:00

71 lines
2.2 KiB
RPMSpec

#
# spec file for package ucode-intel
#
# Copyright (c) 2020 SUSE LLC
#
# All modifications and additions to the file contributed by third parties
# remain the property of their copyright owners, unless otherwise agreed
# upon. The license for this file, and modifications and additions to the
# file, is the same license as for the pristine package itself (unless the
# license for the pristine package is not an Open Source License, in which
# case the license is the MIT License). An "Open Source License" is a
# license that conforms to the Open Source Definition (Version 1.9)
# published by the Open Source Initiative.
# Please submit bugfixes or comments via https://bugs.opensuse.org/
#
Name: ucode-intel
Version: 20200609
Release: 0
Summary: Microcode Updates for Intel x86/x86-64 CPUs
License: SUSE-Firmware
Group: Hardware/Other
BuildRequires: suse-module-tools
#License is: Intel Software License Agreement
URL: https://github.com/intel/Intel-Linux-Processor-Microcode-Data-Files
Source0: https://github.com/intel/Intel-Linux-Processor-Microcode-Data-Files/archive/microcode-%version.tar.gz
Source1: ucode-intel-rpmlintrc
Supplements: modalias(x86cpu:vendor%3A0000%3Afamily%3A*%3Amodel%3A*%3Afeature%3A*)
# new method ... note that only 1 : might be present, otherwise libzypp misinterprets it.
Supplements: modalias(cpu:type%3Ax86*ven0000*)
BuildRoot: %{_tmppath}/%{name}-%{version}-build
Requires(post): coreutils
Requires(postun): coreutils
ExclusiveArch: %ix86 x86_64
%description
This package contains the microcode update blobs for Intel x86 and x86-64 CPUs.
%prep
%setup -q -n Intel-Linux-Processor-Microcode-Data-Files-microcode-%version/
%build
#it is closed source.. nothing to build.
%install
mkdir -p %{buildroot}/lib/firmware/intel-ucode
cp intel-ucode/* %{buildroot}/lib/firmware/intel-ucode
cd intel-ucode-with-caveats
for microcode in *;do
cp $microcode %{buildroot}/lib/firmware/intel-ucode/$microcode
done
%post
%{?regenerate_initrd_post}
%postun
%{?regenerate_initrd_post}
%posttrans
%{?regenerate_initrd_posttrans}
%files
%defattr(-,root,root)
%license license
%doc releasenote
/lib/firmware/intel-ucode/
%changelog