pool/valgrind
SHA256
2
0
Fork 1
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Accepting request 826927 from devel:tools

Browse Source 
- update to 3.16.1:
  * PPC sync instruction L field should only be 2 bits in ISA 3.0
  * vex: the `impossible' happened: expr_is_guardable: unhandled expr
- remove 0001-Power-PC-Fix-extraction-of-the-L-field-for-sync-inst.patch (upstream)

OBS-URL: https://build.opensuse.org/request/show/826927
OBS-URL: https://build.opensuse.org/package/show/openSUSE:Factory/valgrind?expand=0&rev=127
This commit is contained in:
Dominique Leuenberger 2020-08-19 16:45:45 +00:00 committed by Git OBS Bridge
commit c08b91c6db
5 changed files with 12 additions and 40 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
0001-Power-PC-Fix-extraction-of-the-L-field-for-sync-inst.patch
View File

@ -1,34 +0,0 @@
From fb6f7abcbc92506d302fb18a2c5fc853d2929248 Mon Sep 17 00:00:00 2001
From: Carl Love <cel@us.ibm.com>
Date: Tue, 9 Jun 2020 10:42:03 -0500
Subject: [PATCH] Power PC Fix extraction of the L field for sync instruction
The L field is currently a two bit[22:21] field in ISA 3.0. The size of the
L field has changed over time.
Currently the ISA 3.0 Valgrind sync instruction support code sets the
flag_L for the instruction L field to a five bit value that includes bits
that are marked reserved the sync instruction. This patch fixes the issue for ISA 3.0
to only setting flag_L the specified two bits.
Valgrind bugzilla: https://bugs.kde.org/show_bug.cgi?id=422677
---
VEX/priv/guest_ppc_toIR.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/VEX/priv/guest_ppc_toIR.c b/VEX/priv/guest_ppc_toIR.c
index 582c59ec0..c4965a19e 100644
--- a/VEX/priv/guest_ppc_toIR.c
+++ b/VEX/priv/guest_ppc_toIR.c
@@ -8777,7 +8777,7 @@ static Bool dis_memsync ( UInt theInstr )
/* X-Form, XL-Form */
UChar opc1 = ifieldOPC(theInstr);
UInt b11to25 = IFIELD(theInstr, 11, 15);
- UChar flag_L = ifieldRegDS(theInstr);
+ UChar flag_L = IFIELD(theInstr, 21, 2); //ISA 3.0
UInt b11to20 = IFIELD(theInstr, 11, 10);
UInt M0 = IFIELD(theInstr, 11, 5);
UChar rD_addr = ifieldRegDS(theInstr);
--
2.27.0

3
valgrind-3.16.0.tar.bz2
View File

@ -1,3 +0,0 @@
version https://git-lfs.github.com/spec/v1
oid sha256:582d5127ba56dfeaab4c6ced92a742b2921148e28a5d55055aedd8f75f1cf633
size 16267317

3
valgrind-3.16.1.tar.bz2 Normal file
View File

@ -0,0 +1,3 @@
version https://git-lfs.github.com/spec/v1
oid sha256:c91f3a2f7b02db0f3bc99479861656154d241d2fdb265614ba918cc6720a33ca
size 16262776

8
valgrind.changes
View File

@ -1,3 +1,11 @@
-------------------------------------------------------------------
Sun Aug 16 01:22:44 UTC 2020 - Dirk Mueller <dmueller@suse.com>
- update to 3.16.1:
* PPC sync instruction L field should only be 2 bits in ISA 3.0
* vex: the `impossible' happened: expr_is_guardable: unhandled expr
- remove 0001-Power-PC-Fix-extraction-of-the-L-field-for-sync-inst.patch (upstream)
-------------------------------------------------------------------
Fri Jun 19 08:14:24 UTC 2020 - Michal Suchanek <msuchanek@suse.de>

4
valgrind.spec
View File

@ -29,7 +29,7 @@
%bcond_without docs
Name: valgrind%{?psuffix}
Version: 3.16.0
Version: 3.16.1
Release: 0
Summary: Memory Management Debugger
License: GPL-2.0-or-later AND GFDL-1.2-only
@ -39,8 +39,6 @@ Source0: ftp://sourceware.org/pub/valgrind/valgrind-%{version}.tar.bz2
# https://bugs.kde.org/show_bug.cgi?id=390553
# https://github.com/olafhering/valgrind/compare/olh-base-master...olh-fixes-master
Patch0: valgrind.xen.patch
# PATCH-FIX-UPSTREAM 0001-Power-PC-Fix-extraction-of-the-L-field-for-sync-inst.patch
Patch1: 0001-Power-PC-Fix-extraction-of-the-L-field-for-sync-inst.patch
Patch2: armv6-support.diff
Patch9: parallel-lto.patch
Patch10: dhat-use-datadir.patch