8724a18868
config handling stack overflow 55a62eb0-xl-correct-handling-of-extra_config-in-main_cpupoolcreate.patch - bsc#907514 - Bus fatal error & sles12 sudden reboot has been observed - bsc#910258 - SLES12 Xen host crashes with FATAL NMI after shutdown of guest with VT-d NIC - bsc#918984 - Bus fatal error & sles11-SP4 sudden reboot has been observed - bsc#923967 - Partner-L3: Bus fatal error & sles11-SP3 sudden reboot has been observed 552d293b-x86-vMSI-X-honor-all-mask-requests.patch 552d2966-x86-vMSI-X-add-valid-bits-for-read-acceleration.patch 5576f143-x86-adjust-PV-I-O-emulation-functions-types.patch 55795a52-x86-vMSI-X-support-qword-MMIO-access.patch 5583d9c5-x86-MSI-X-cleanup.patch 5583da09-x86-MSI-track-host-and-guest-masking-separately.patch 55b0a218-x86-PCI-CFG-write-intercept.patch 55b0a255-x86-MSI-X-maskall.patch 55b0a283-x86-MSI-X-teardown.patch 55b0a2ab-x86-MSI-X-enable.patch 55b0a2db-x86-MSI-track-guest-masking.patch - Upstream patches from Jan 552d0f49-x86-traps-identify-the-vcpu-in-context-when-dumping-regs.patch 559bc633-x86-cpupool-clear-proper-cpu_valid-bit-on-CPU-teardown.patch 559bc64e-credit1-properly-deal-with-CPUs-not-in-any-pool.patch 559bc87f-x86-hvmloader-avoid-data-corruption-with-xenstore-rw.patch 55a66a1e-make-rangeset_report_ranges-report-all-ranges.patch 55a77e4f-dmar-device-scope-mem-leak-fix.patch OBS-URL: https://build.opensuse.org/package/show/Virtualization/xen?expand=0&rev=373
66 lines
2.7 KiB
Diff
66 lines
2.7 KiB
Diff
# Commit 3c694aec08dda782d9c866e599b848dff86f474f
|
|
# Date 2015-05-13 15:00:58 +0200
|
|
# Author David Vrabel <david.vrabel@citrix.com>
|
|
# Committer Jan Beulich <jbeulich@suse.com>
|
|
x86: provide add_sized()
|
|
|
|
add_sized(ptr, inc) adds inc to the value at ptr using only the correct
|
|
size of loads and stores for the type of *ptr. The add is /not/ atomic.
|
|
|
|
This is needed for ticket locks to ensure the increment of the head ticket
|
|
does not affect the tail ticket.
|
|
|
|
Signed-off-by: David Vrabel <david.vrabel@citrix.com>
|
|
|
|
--- a/xen/include/asm-x86/atomic.h
|
|
+++ b/xen/include/asm-x86/atomic.h
|
|
@@ -14,6 +14,14 @@ static inline void name(volatile type *a
|
|
{ asm volatile("mov" size " %1,%0": "=m" (*(volatile type *)addr) \
|
|
:reg (val) barrier); }
|
|
|
|
+#define build_add_sized(name, size, type, reg) \
|
|
+ static inline void name(volatile type *addr, type val) \
|
|
+ { \
|
|
+ asm volatile("add" size " %1,%0" \
|
|
+ : "=m" (*addr) \
|
|
+ : reg (val)); \
|
|
+ }
|
|
+
|
|
build_read_atomic(read_u8_atomic, "b", uint8_t, "=q", )
|
|
build_read_atomic(read_u16_atomic, "w", uint16_t, "=r", )
|
|
build_read_atomic(read_u32_atomic, "l", uint32_t, "=r", )
|
|
@@ -25,8 +33,14 @@ build_write_atomic(write_u32_atomic, "l"
|
|
build_read_atomic(read_u64_atomic, "q", uint64_t, "=r", )
|
|
build_write_atomic(write_u64_atomic, "q", uint64_t, "r", )
|
|
|
|
+build_add_sized(add_u8_sized, "b", uint8_t, "qi")
|
|
+build_add_sized(add_u16_sized, "w", uint16_t, "ri")
|
|
+build_add_sized(add_u32_sized, "l", uint32_t, "ri")
|
|
+build_add_sized(add_u64_sized, "q", uint64_t, "ri")
|
|
+
|
|
#undef build_read_atomic
|
|
#undef build_write_atomic
|
|
+#undef build_add_sized
|
|
|
|
void __bad_atomic_size(void);
|
|
|
|
@@ -54,6 +68,18 @@ void __bad_atomic_size(void);
|
|
__x; \
|
|
})
|
|
|
|
+#define add_sized(p, x) ({ \
|
|
+ typeof(*(p)) x_ = (x); \
|
|
+ switch ( sizeof(*(p)) ) \
|
|
+ { \
|
|
+ case 1: add_u8_sized((uint8_t *)(p), x_); break; \
|
|
+ case 2: add_u16_sized((uint16_t *)(p), x_); break; \
|
|
+ case 4: add_u32_sized((uint32_t *)(p), x_); break; \
|
|
+ case 8: add_u64_sized((uint64_t *)(p), x_); break; \
|
|
+ default: __bad_atomic_size(); break; \
|
|
+ } \
|
|
+})
|
|
+
|
|
/*
|
|
* NB. I've pushed the volatile qualifier into the operations. This allows
|
|
* fast accessors such as _atomic_read() and _atomic_set() which don't give
|