c608e23838
Turn off building the KMPs now that we are using the pvops kernel xen.spec - Upstream patches from Jan 561bbc8b-VT-d-don-t-suppress-invalidation-address-write-when-it-is-zero.patch 561d20a0-x86-hide-MWAITX-from-PV-domains.patch 561e3283-x86-NUMA-fix-SRAT-table-processor-entry-parsing-and-consumption.patch 5632118e-arm-Support-hypercall_create_continuation-for-multicall.patch 56321222-arm-rate-limit-logging-from-unimplemented-PHYSDEVOP-and-HVMOP.patch 56321249-arm-handle-races-between-relinquish_memory-and-free_domheap_pages.patch 5632127b-x86-guard-against-undue-super-page-PTE-creation.patch 5632129c-free-domain-s-vcpu-array.patch (Replaces CVE-2015-7969-xsa149.patch) 563212c9-x86-PoD-Eager-sweep-for-zeroed-pages.patch 563212e4-xenoprof-free-domain-s-vcpu-array.patch 563212ff-x86-rate-limit-logging-in-do_xen-oprof-pmu-_op.patch 56323737-libxl-adjust-PoD-target-by-memory-fudge-too.patch 56377442-x86-PoD-Make-p2m_pod_empty_cache-restartable.patch 5641ceec-x86-HVM-always-intercept-AC-and-DB.patch (Replaces CVE-2015-5307-xsa156.patch) 5644b756-x86-HVM-don-t-inject-DB-with-error-code.patch - Dropped 55b0a2db-x86-MSI-track-guest-masking.patch - Use upstream variants of block-iscsi and block-nbd - Remove xenalyze.hg, its part of xen-4.6 OBS-URL: https://build.opensuse.org/package/show/Virtualization/xen?expand=0&rev=389
135 lines
5.0 KiB
Diff
135 lines
5.0 KiB
Diff
# Commit bd2239d9fa975a1ee5bcd27c218ae042cd0a57bc
|
|
# Date 2015-11-10 12:03:08 +0100
|
|
# Author Jan Beulich <jbeulich@suse.com>
|
|
# Committer Jan Beulich <jbeulich@suse.com>
|
|
x86/HVM: always intercept #AC and #DB
|
|
|
|
Both being benign exceptions, and both being possible to get triggered
|
|
by exception delivery, this is required to prevent a guest from locking
|
|
up a CPU (resulting from no other VM exits occurring once getting into
|
|
such a loop).
|
|
|
|
The specific scenarios:
|
|
|
|
1) #AC may be raised during exception delivery if the handler is set to
|
|
be a ring-3 one by a 32-bit guest, and the stack is misaligned.
|
|
|
|
This is CVE-2015-5307 / XSA-156.
|
|
|
|
Reported-by: Benjamin Serebrin <serebrin@google.com>
|
|
|
|
2) #DB may be raised during exception delivery when a breakpoint got
|
|
placed on a data structure involved in delivering the exception. This
|
|
can result in an endless loop when a 64-bit guest uses a non-zero IST
|
|
for the vector 1 IDT entry, but even without use of IST the time it
|
|
takes until a contributory fault would get raised (results depending
|
|
on the handler) may be quite long.
|
|
|
|
This is CVE-2015-8104 / XSA-156.
|
|
|
|
Signed-off-by: Jan Beulich <jbeulich@suse.com>
|
|
Reviewed-by: Andrew Cooper <andrew.cooper3@citrix.com>
|
|
Tested-by: Andrew Cooper <andrew.cooper3@citrix.com>
|
|
|
|
--- a/xen/arch/x86/hvm/svm/svm.c
|
|
+++ b/xen/arch/x86/hvm/svm/svm.c
|
|
@@ -1043,10 +1043,11 @@ static void noreturn svm_do_resume(struc
|
|
unlikely(v->arch.hvm_vcpu.debug_state_latch != debug_state) )
|
|
{
|
|
uint32_t intercepts = vmcb_get_exception_intercepts(vmcb);
|
|
- uint32_t mask = (1U << TRAP_debug) | (1U << TRAP_int3);
|
|
+
|
|
v->arch.hvm_vcpu.debug_state_latch = debug_state;
|
|
vmcb_set_exception_intercepts(
|
|
- vmcb, debug_state ? (intercepts | mask) : (intercepts & ~mask));
|
|
+ vmcb, debug_state ? (intercepts | (1U << TRAP_int3))
|
|
+ : (intercepts & ~(1U << TRAP_int3)));
|
|
}
|
|
|
|
if ( v->arch.hvm_svm.launch_core != smp_processor_id() )
|
|
@@ -2434,8 +2435,9 @@ void svm_vmexit_handler(struct cpu_user_
|
|
|
|
case VMEXIT_EXCEPTION_DB:
|
|
if ( !v->domain->debugger_attached )
|
|
- goto unexpected_exit_type;
|
|
- domain_pause_for_debugger();
|
|
+ hvm_inject_hw_exception(TRAP_debug, HVM_DELIVER_NO_ERROR_CODE);
|
|
+ else
|
|
+ domain_pause_for_debugger();
|
|
break;
|
|
|
|
case VMEXIT_EXCEPTION_BP:
|
|
@@ -2483,6 +2485,11 @@ void svm_vmexit_handler(struct cpu_user_
|
|
break;
|
|
}
|
|
|
|
+ case VMEXIT_EXCEPTION_AC:
|
|
+ HVMTRACE_1D(TRAP, TRAP_alignment_check);
|
|
+ hvm_inject_hw_exception(TRAP_alignment_check, vmcb->exitinfo1);
|
|
+ break;
|
|
+
|
|
case VMEXIT_EXCEPTION_UD:
|
|
svm_vmexit_ud_intercept(regs);
|
|
break;
|
|
--- a/xen/arch/x86/hvm/vmx/vmx.c
|
|
+++ b/xen/arch/x86/hvm/vmx/vmx.c
|
|
@@ -1224,16 +1224,10 @@ static void vmx_update_host_cr3(struct v
|
|
|
|
void vmx_update_debug_state(struct vcpu *v)
|
|
{
|
|
- unsigned long mask;
|
|
-
|
|
- mask = 1u << TRAP_int3;
|
|
- if ( !cpu_has_monitor_trap_flag )
|
|
- mask |= 1u << TRAP_debug;
|
|
-
|
|
if ( v->arch.hvm_vcpu.debug_state_latch )
|
|
- v->arch.hvm_vmx.exception_bitmap |= mask;
|
|
+ v->arch.hvm_vmx.exception_bitmap |= 1U << TRAP_int3;
|
|
else
|
|
- v->arch.hvm_vmx.exception_bitmap &= ~mask;
|
|
+ v->arch.hvm_vmx.exception_bitmap &= ~(1U << TRAP_int3);
|
|
|
|
vmx_vmcs_enter(v);
|
|
vmx_update_exception_bitmap(v);
|
|
@@ -3041,9 +3035,10 @@ void vmx_vmexit_handler(struct cpu_user_
|
|
__vmread(EXIT_QUALIFICATION, &exit_qualification);
|
|
HVMTRACE_1D(TRAP_DEBUG, exit_qualification);
|
|
write_debugreg(6, exit_qualification | DR_STATUS_RESERVED_ONE);
|
|
- if ( !v->domain->debugger_attached || cpu_has_monitor_trap_flag )
|
|
- goto exit_and_crash;
|
|
- domain_pause_for_debugger();
|
|
+ if ( !v->domain->debugger_attached )
|
|
+ hvm_inject_hw_exception(vector, HVM_DELIVER_NO_ERROR_CODE);
|
|
+ else
|
|
+ domain_pause_for_debugger();
|
|
break;
|
|
case TRAP_int3:
|
|
{
|
|
@@ -3108,6 +3103,11 @@ void vmx_vmexit_handler(struct cpu_user_
|
|
|
|
hvm_inject_page_fault(regs->error_code, exit_qualification);
|
|
break;
|
|
+ case TRAP_alignment_check:
|
|
+ HVMTRACE_1D(TRAP, vector);
|
|
+ __vmread(VM_EXIT_INTR_ERROR_CODE, &ecode);
|
|
+ hvm_inject_hw_exception(vector, ecode);
|
|
+ break;
|
|
case TRAP_nmi:
|
|
if ( MASK_EXTR(intr_info, INTR_INFO_INTR_TYPE_MASK) !=
|
|
X86_EVENTTYPE_NMI )
|
|
--- a/xen/include/asm-x86/hvm/hvm.h
|
|
+++ b/xen/include/asm-x86/hvm/hvm.h
|
|
@@ -384,7 +384,10 @@ static inline int hvm_event_pending(stru
|
|
(X86_CR4_VMXE | X86_CR4_PAE | X86_CR4_MCE))
|
|
|
|
/* These exceptions must always be intercepted. */
|
|
-#define HVM_TRAP_MASK ((1U << TRAP_machine_check) | (1U << TRAP_invalid_op))
|
|
+#define HVM_TRAP_MASK ((1U << TRAP_debug) | \
|
|
+ (1U << TRAP_invalid_op) | \
|
|
+ (1U << TRAP_alignment_check) | \
|
|
+ (1U << TRAP_machine_check))
|
|
|
|
/*
|
|
* x86 event types. This enumeration is valid for:
|