a4d1d9fe03
bnc#828623 - bnc#839596 - VUL-0: CVE-2013-1442: XSA-62: xen: Information leak on AVX and/or LWP capable CPUs 5242a1b5-x86-xsave-initialize-extended-register-state-when-guests-enable-it.patch - bnc#840592 - VUL-0: CVE-2013-4355: XSA-63: xen: Information leaks through I/O instruction emulation CVE-2013-4355-xsa63.patch - bnc#840593 - VUL-0: CVE-2013-4356: XSA-64: xen: Memory accessible by 64-bit PV guests under live migration CVE-2013-4356-xsa64.patch - bnc#841766 - VUL-1: CVE-2013-4361: XSA-66: xen: Information leak through fbld instruction emulation CVE-2013-4361-xsa66.patch - bnc#833796 - L3: Xen: migration broken from xsave-capable to xsave-incapable host 52205e27-x86-xsave-initialization-improvements.patch 522dc0e6-x86-xsave-fix-migration-from-xsave-capable-to-xsave-incapable-host.patch - bnc#839600 - [HP BCS SLES11 Bug]: In HP’s UEFI x86_64 platform and sles11sp3 with xen environment, xen hypervisor will panic on multiple blades nPar. 523172d5-x86-fix-memory-cut-off-when-using-PFN-compression.patch - bnc#833251 - [HP BCS SLES11 Bug]: In HP’s UEFI x86_64 platform and with xen environment, in booting stage ,xen hypervisor will panic. 522d896b-x86-EFI-properly-handle-run-time-memory-regions-outside-the-1-1-map.patch - bnc#834751 - [HP BCS SLES11 Bug]: In xen, “shutdown –y 0 –h” cannot power off system 522d896b-x86-EFI-properly-handle-run-time-memory-regions-outside-the-1-1-map.patch OBS-URL: https://build.opensuse.org/package/show/Virtualization/xen?expand=0&rev=274
53 lines
1.5 KiB
Diff
53 lines
1.5 KiB
Diff
# Commit 3e787021fb2420851c7bdc3911ea53c728ba5ac0
|
|
# Date 2013-08-27 11:15:15 +0200
|
|
# Author Jan Beulich <jbeulich@suse.com>
|
|
# Committer Jan Beulich <jbeulich@suse.com>
|
|
x86/Intel: add support for Haswell CPU models
|
|
|
|
... according to their most recent public documentation.
|
|
|
|
Signed-off-by: Jan Beulich <jbeulich@suse.com>
|
|
Acked-by: Keir Fraser <keir@xen.org>
|
|
|
|
--- a/xen/arch/x86/acpi/cpu_idle.c
|
|
+++ b/xen/arch/x86/acpi/cpu_idle.c
|
|
@@ -135,8 +135,10 @@ static void do_get_hw_residencies(void *
|
|
case 0x3A:
|
|
case 0x3E:
|
|
/* Haswell */
|
|
- case 0x3c:
|
|
+ case 0x3C:
|
|
+ case 0x3F:
|
|
case 0x45:
|
|
+ case 0x46:
|
|
GET_PC2_RES(hw_res->pc2);
|
|
GET_CC7_RES(hw_res->cc7);
|
|
/* fall through */
|
|
--- a/xen/arch/x86/hvm/vmx/vmx.c
|
|
+++ b/xen/arch/x86/hvm/vmx/vmx.c
|
|
@@ -1814,7 +1814,7 @@ static const struct lbr_info *last_branc
|
|
/* Ivy Bridge */
|
|
case 58: case 62:
|
|
/* Haswell */
|
|
- case 60: case 69:
|
|
+ case 60: case 63: case 69: case 70:
|
|
return nh_lbr;
|
|
break;
|
|
/* Atom */
|
|
--- a/xen/arch/x86/hvm/vmx/vpmu_core2.c
|
|
+++ b/xen/arch/x86/hvm/vmx/vpmu_core2.c
|
|
@@ -878,7 +878,12 @@ int vmx_vpmu_initialise(struct vcpu *v,
|
|
|
|
case 0x3a: /* IvyBridge */
|
|
case 0x3e: /* IvyBridge EP */
|
|
- case 0x3c: /* Haswell */
|
|
+
|
|
+ /* Haswell: */
|
|
+ case 0x3c:
|
|
+ case 0x3f:
|
|
+ case 0x45:
|
|
+ case 0x46:
|
|
ret = core2_vpmu_initialise(v, vpmu_flags);
|
|
if ( !ret )
|
|
vpmu->arch_vpmu_ops = &core2_vpmu_ops;
|