edf6bf0381
23955-x86-pv-cpuid-xsave.patch 23957-cpufreq-error-paths.patch - Upstream patches from Jan 23933-pt-bus2bridge-update.patch 23726-x86-intel-flexmigration-v2.patch 23925-x86-AMD-ARAT-Fam12.patch 23246-x86-xsave-enable.patch 23897-x86-mce-offline-again.patch - Update to Xen 4.1.2_rc3 c/s 23171 - bnc#720054 - Changed /etc/udev/rules.d/40-xen.rules to not run Xen's vif-bridge script when not running Xen. This is not a solution to the bug but an improvement in the rules regardless. Updated udev-rules.patch - Upstream patches from Jan 23868-vtd-RMRR-validation.patch 23871-x86-microcode-amd-silent.patch 23898-cc-option-grep.patch - Add pciback init script and sysconf file, giving users a simple mechanism to configure pciback. init.pciback sysconfig.pciback - update scripts to use xl -f, or xm if xend is running: xen-updown.sh, init.xendomains, xmclone.sh OBS-URL: https://build.opensuse.org/package/show/Virtualization/xen?expand=0&rev=146
34 lines
1.2 KiB
Diff
34 lines
1.2 KiB
Diff
# HG changeset patch
|
|
# User Boris Ostrovsky <boris.ostrovsky@amd.com>
|
|
# Date 1317976335 -7200
|
|
# Node ID 08d6ba4e447d6c13c6dfac5c23e84b73961cb109
|
|
# Parent 159be83e5fe9111bb30d8b1f83127f5724d44424
|
|
x86/AMD: Do not enable ARAT feature on AMD processors below family 0x12
|
|
|
|
Determining whether an AMD processor is affected by erratum 400 may
|
|
have some corner cases and handling these cases is somewhat complicated.
|
|
In the interest of simplicity we won't claim ARAT support on processor
|
|
families below 0x12.
|
|
|
|
Mirrors Linux commit e9cdd343a5e42c43bcda01e609fa23089e026470
|
|
|
|
Signed-off-by: Boris Ostrovsky <boris.ostrovsky@amd.com>
|
|
Committed-by: Jan Beulich <jbeulich@suse.com>
|
|
|
|
--- a/xen/arch/x86/cpu/amd.c
|
|
+++ b/xen/arch/x86/cpu/amd.c
|
|
@@ -632,8 +632,11 @@ static void __devinit init_amd(struct cp
|
|
}
|
|
#endif
|
|
|
|
- /* As a rule processors have APIC timer running in deep C states */
|
|
- if (c->x86 > 0xf && !cpu_has_amd_erratum(c, AMD_ERRATUM_400))
|
|
+ /*
|
|
+ * Family 0x12 and above processors have APIC timer
|
|
+ * running in deep C states.
|
|
+ */
|
|
+ if (c->x86 > 0x11)
|
|
set_bit(X86_FEATURE_ARAT, c->x86_capability);
|
|
|
|
/* Prevent TSC drift in non single-processor, single-core platforms. */
|