SHA256
1
0
forked from pool/Mesa
Mesa/n_no-sse2-on-ix86-except-for-intel-drivers.patch
Stefan Dirsch 0be01f0ffa Accepting request 1067439 from home:sndirsch:branches:X11:XOrg
- Update to version 23.0.0
  * first stable release of 2023
- refreshed patches
  * n_drirc-disable-rgb10-for-chromium-on-amd.patch
  * n_stop-iris-flicker.patch
  * u_dep_xcb.patch
  * u_fix-build-on-ppc64le.patch
- adjusted n_no-sse2-on-ix86-except-for-intel-drivers.patch
- meson: added -Dxmlconfig=enabled to fix link errors
  (missing "-lexpat")

OBS-URL: https://build.opensuse.org/request/show/1067439
OBS-URL: https://build.opensuse.org/package/show/X11:XOrg/Mesa?expand=0&rev=1195
2023-02-23 15:26:00 +00:00

41 lines
1.4 KiB
Diff

Index: mesa-23.0.0/meson.build
===================================================================
--- mesa-23.0.0.orig/meson.build
+++ mesa-23.0.0/meson.build
@@ -1295,35 +1295,6 @@ endif
sse41_args = []
with_sse41 = false
-if host_machine.cpu_family().startswith('x86')
- pre_args += '-DUSE_SSE41'
- with_sse41 = true
-
- if cc.get_id() != 'msvc'
- sse41_args = ['-msse4.1']
-
- if host_machine.cpu_family() == 'x86'
- if get_option('sse2')
- # These settings make generated GCC code match MSVC and follow
- # GCC advice on https://gcc.gnu.org/wiki/FloatingPointMath#x86note
- #
- # NOTE: We need to ensure stack is realigned given that we
- # produce shared objects, and have no control over the stack
- # alignment policy of the application. Therefore we need
- # -mstackrealign or -mincoming-stack-boundary=2.
- #
- # XXX: We could have SSE without -mstackrealign if we always used
- # __attribute__((force_align_arg_pointer)), but that's not
- # always the case.
- c_args += ['-msse2', '-mfpmath=sse', '-mstackrealign']
- else
- # GCC on x86 (not x86_64) with -msse* assumes a 16 byte aligned stack, but
- # that's not guaranteed
- sse41_args += '-mstackrealign'
- endif
- endif
- endif
-endif
# Check for GCC style atomics
dep_atomic = null_dep