SHA256
1
0
forked from pool/cpuid

Accepting request 1079429 from utilities

- Update to release 20230406:

OBS-URL: https://build.opensuse.org/request/show/1079429
OBS-URL: https://build.opensuse.org/package/show/openSUSE:Factory/cpuid?expand=0&rev=18
This commit is contained in:
2023-04-14 13:40:05 +00:00
committed by Git OBS Bridge
4 changed files with 38 additions and 6 deletions

BIN
cpuid-20230120.src.tar.gz (Stored with Git LFS)

Binary file not shown.

BIN
cpuid-20230406.src.tar.gz (Stored with Git LFS) Normal file

Binary file not shown.

View File

@@ -1,7 +1,39 @@
-------------------------------------------------------------------
Fri Apr 14 07:02:53 UTC 2023 - Egbert Eich <eich@suse.com>
- Update to release 20230406:
* Support APIC bit fields for the newest 4 topology layers:
module, tile, die, die group.
* Support leaf 0xb method for AMD/Hygon.
* Added prelim Bergamo A1 stepping from sample.
* Added AMX-COMPLEX instructions, UC-lock disable,
non-contiguous 1s value support, event logging supported
bitmap.
* Update CPUID utility with new feature bits as documented in
the AMD Processor Programming Reference for Family 19h and
Model 11h: extended LVT offset fault cange, enhanced
predictive store forwarding, FSRS, FSRC,
FsGsKernelGsBaseNonSerializing, number of available UMC PMCs,
bitmask representing active UMCs.
* Added (synth) decoding for Sapphire Rapids D & E0 steppings
* Improved (synth) decoding for Scalable 3rd Gen Xeons to Ice
Lake-SP, for Intel N-Series, for Raptor Lake-S/HX/P, for
Raptor Lake-H/U/P.
* Differentiate (synth) & (uarch synth) for (0,6),(11,14)
Alder Lake-N based on core type.
* Differentiate Lakefield P-cores from Tremont E-cores.
* Added (4th Gen) to the (synth) description of AMD EPYC Genoa.
* Added (uarch synth) decoding for AMD Ryzen (Phoenix E0)
* Added PkgType decoding for AMD Family 19h CPUs: Vermeer,
Cezanne/Barcelo, Raphael, and Phoenix, based on their
respective PPPRs.
* Added Alder Lake Core names: i*-12000.
* Decode Xen tsc mode.
------------------------------------------------------------------- -------------------------------------------------------------------
Sat Jan 28 19:47:27 UTC 2023 - Dirk Müller <dmueller@suse.com> Sat Jan 28 19:47:27 UTC 2023 - Dirk Müller <dmueller@suse.com>
- updaet to 20230120: - updated to 20230120:
* Intel's 13th Generation Core datasheet provides stepping names as * Intel's 13th Generation Core datasheet provides stepping names as
well as numbers! So: well as numbers! So:
* cpuid.c: Added synth decoding for (0,6),(11,7) Raptor Lake B0 stepping. * cpuid.c: Added synth decoding for (0,6),(11,7) Raptor Lake B0 stepping.

View File

@@ -17,7 +17,7 @@
Name: cpuid Name: cpuid
Version: 20230120 Version: 20230406
Release: 0 Release: 0
Summary: x86 CPU identification tool Summary: x86 CPU identification tool
License: GPL-2.0-or-later License: GPL-2.0-or-later