forked from pool/mcelog
Dirk Mueller
2ce622fffe
- Update to version 175 (jsc#SLE-14450): * mcelog: Add a test case to test page error counter replacement. * mcelog: Use 'num-errors' to specify the number of mce records to be injected. * mcelog: Report how often the replacement of page CE counter happened * mcelog: Limit memory consumption for counting CEs per page * mcelog: Add support for Sapphirerapids server. (jsc#SLE-14450) * mcelog: i10nm: Fix mapping from bank number to functional unit - Only refreshing patches, due to tarball modifications: M Start-consolidating-AMD-specific-stuff.patch M add-f10h-support.patch M add-f11h-support.patch M add-f12h-support.patch M add-f14h-support.patch M add-f15h-support.patch M add-f16h-support.patch M email.patch M fix_setgroups_missing_call.patch M mcelog_invert_prefill_db_warning.patch OBS-URL: https://build.opensuse.org/request/show/867001 OBS-URL: https://build.opensuse.org/package/show/Base:System/mcelog?expand=0&rev=90
90 lines
1.7 KiB
Diff
90 lines
1.7 KiB
Diff
Add F12h decoding support
|
|
|
|
Signed-off-by: Borislav Petkov <bp@suse.de>
|
|
---
|
|
amd.c | 11 +++++++++++
|
|
amd.h | 4 +++-
|
|
mcelog.c | 2 ++
|
|
mcelog.h | 1 +
|
|
4 files changed, 17 insertions(+), 1 deletion(-)
|
|
|
|
--- a/amd.c
|
|
+++ b/amd.c
|
|
@@ -157,6 +157,8 @@
|
|
return CPU_F10H;
|
|
case 0x11:
|
|
return CPU_F11H;
|
|
+ case 0x12:
|
|
+ return CPU_F12H;
|
|
default:
|
|
break;
|
|
}
|
|
@@ -648,6 +650,12 @@
|
|
.mc1_mce = k8_mc1_mce,
|
|
.mc2_mce = k8_mc2_mce,
|
|
},
|
|
+ [AMD_F12H] = {
|
|
+ .cpu = AMD_F12H,
|
|
+ .mc0_mce = f12h_mc0_mce,
|
|
+ .mc1_mce = k8_mc1_mce,
|
|
+ .mc2_mce = k8_mc2_mce,
|
|
+ },
|
|
};
|
|
|
|
static void __decode_amd_mc(enum cputype cpu, struct mce *mce)
|
|
@@ -661,6 +669,9 @@
|
|
case CPU_F11H:
|
|
ops = &fam_ops[AMD_F11H];
|
|
break;
|
|
+ case CPU_F12H:
|
|
+ ops = &fam_ops[AMD_F12H];
|
|
+ break;
|
|
default:
|
|
Eprintf("Huh? What family is it: 0x%x?!\n", cpu);
|
|
return;
|
|
--- a/amd.h
|
|
+++ b/amd.h
|
|
@@ -9,6 +9,7 @@
|
|
AMD_K8 = 0,
|
|
AMD_F10H,
|
|
AMD_F11H,
|
|
+ AMD_F12H,
|
|
AMD_F14H,
|
|
AMD_F15H,
|
|
AMD_F16H,
|
|
@@ -94,4 +95,5 @@
|
|
#define CASE_AMD_CPUS \
|
|
case CPU_K8: \
|
|
case CPU_F10H: \
|
|
- case CPU_F11H
|
|
+ case CPU_F11H: \
|
|
+ case CPU_F12H
|
|
--- a/mcelog.c
|
|
+++ b/mcelog.c
|
|
@@ -231,6 +231,7 @@
|
|
[CPU_K8] = "AMD K8 and derivates",
|
|
[CPU_F10H] = "AMD Greyhound",
|
|
[CPU_F11H] = "AMD Griffin",
|
|
+ [CPU_F12H] = "AMD Llano",
|
|
[CPU_P4] = "Intel P4",
|
|
[CPU_NEHALEM] = "Intel Xeon 5500 series / Core i3/5/7 (\"Nehalem/Westmere\")",
|
|
[CPU_DUNNINGTON] = "Intel Xeon 7400 series",
|
|
@@ -272,6 +273,7 @@
|
|
{ "k8", CPU_K8 },
|
|
{ "f10h", CPU_F10H },
|
|
{ "f11h", CPU_F11H },
|
|
+ { "f12h", CPU_F12H },
|
|
{ "p4", CPU_P4 },
|
|
{ "dunnington", CPU_DUNNINGTON },
|
|
{ "xeon74xx", CPU_DUNNINGTON },
|
|
--- a/mcelog.h
|
|
+++ b/mcelog.h
|
|
@@ -121,6 +121,7 @@
|
|
CPU_K8,
|
|
CPU_F10H,
|
|
CPU_F11H,
|
|
+ CPU_F12H,
|
|
CPU_P4,
|
|
CPU_NEHALEM,
|
|
CPU_DUNNINGTON,
|