2017-03-29 06:22:10 +02:00
|
|
|
From 60a200a500b0e3875cae15343e5ccac88ad07c7d Mon Sep 17 00:00:00 2001
|
2017-03-15 20:38:55 +01:00
|
|
|
From: Bruce Rogers <brogers@suse.com>
|
|
|
|
Date: Fri, 17 May 2013 16:49:58 -0600
|
|
|
|
Subject: [PATCH] increase x86_64 physical bits to 42
|
|
|
|
MIME-Version: 1.0
|
|
|
|
Content-Type: text/plain; charset=UTF-8
|
|
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
|
|
|
|
Allow for guests with higher amounts of ram. The current thought
|
|
|
|
is that 2TB specified on qemu commandline would be an appropriate
|
|
|
|
limit. Note that this requires the next higher bit value since
|
|
|
|
the highest address is actually more than 2TB due to the pci
|
|
|
|
memory hole.
|
|
|
|
|
|
|
|
Signed-off-by: Bruce Rogers <brogers@suse.com>
|
|
|
|
Signed-off-by: Andreas Färber <afaerber@suse.de>
|
|
|
|
---
|
2017-03-29 06:22:10 +02:00
|
|
|
target/i386/cpu.h | 2 +-
|
2017-03-15 20:38:55 +01:00
|
|
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
|
|
|
|
2017-03-29 06:22:10 +02:00
|
|
|
diff --git a/target/i386/cpu.h b/target/i386/cpu.h
|
|
|
|
index 07401ad..64545b2 100644
|
|
|
|
--- a/target/i386/cpu.h
|
|
|
|
+++ b/target/i386/cpu.h
|
|
|
|
@@ -1486,7 +1486,7 @@ uint64_t cpu_get_tsc(CPUX86State *env);
|
2017-03-15 20:38:55 +01:00
|
|
|
/* XXX: This value should match the one returned by CPUID
|
|
|
|
* and in exec.c */
|
|
|
|
# if defined(TARGET_X86_64)
|
|
|
|
-# define TCG_PHYS_ADDR_BITS 40
|
|
|
|
+# define TCG_PHYS_ADDR_BITS 42
|
|
|
|
# else
|
|
|
|
# define TCG_PHYS_ADDR_BITS 36
|
|
|
|
# endif
|