SHA256
1
0
forked from pool/qemu
qemu/tcg-arm-Fix-tcg_out_op-function-signatur.patch
José Ricardo Ziviani 3eae454a42 Accepting request 899990 from home:jziviani:branches:Virtualization
- Improve compatibility with gcc 11:
  target-sh4-Return-error-if-CPUClass-get_.patch
  tcg-arm-Fix-tcg_out_op-function-signatur.patch
- Enable zstd compression option to qcow2

OBS-URL: https://build.opensuse.org/request/show/899990
OBS-URL: https://build.opensuse.org/package/show/Virtualization/qemu?expand=0&rev=655
2021-06-14 20:25:17 +00:00

32 lines
1.2 KiB
Diff

From: "Jose R. Ziviani" <jziviani@suse.de>
Date: Thu, 10 Jun 2021 19:44:50 -0300
Subject: tcg/arm: Fix tcg_out_op function signature
Git-commit: c372565d08e278d6e65a54c8b5ab082bd63234ea
Commit 5e8892db93 fixed several function signatures but tcg_out_op for
arm is missing. This patch fixes it as well.
Signed-off-by: Jose R. Ziviani <jziviani@suse.de>
Message-Id: <20210610224450.23425-1-jziviani@suse.de>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Jose R. Ziviani <jziviani@suse.de>
---
tcg/arm/tcg-target.c.inc | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/tcg/arm/tcg-target.c.inc b/tcg/arm/tcg-target.c.inc
index 8457108a87a17c2628f5a5c83115..cd9ae20037f30c2075cd0bfa5ff5 100644
--- a/tcg/arm/tcg-target.c.inc
+++ b/tcg/arm/tcg-target.c.inc
@@ -1710,7 +1710,8 @@ static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args, bool is64)
static void tcg_out_epilogue(TCGContext *s);
static inline void tcg_out_op(TCGContext *s, TCGOpcode opc,
- const TCGArg *args, const int *const_args)
+ const TCGArg args[TCG_MAX_OP_ARGS],
+ const int const_args[TCG_MAX_OP_ARGS])
{
TCGArg a0, a1, a2, a3, a4, a5;
int c;