forked from pool/u-boot
Dirk Mueller
f39b767ea5
Fix boo#1216036. Tested on RPi4. Boot from USB and uSD fine. For details see: https://lore.kernel.org/u-boot/20231023070216.394709-1-sjg@chromium.org/#t * Patches added: 0018-Revert-bootstd-Scan-all-bootdevs-in.patch 0019-bootstd-Expand-boot-ordering-test-t.patch 0020-bootstd-Correct-logic-for-single-uc.patch 0021-bootstd-Scan-all-bootdevs-in-a-boot.patch OBS-URL: https://build.opensuse.org/request/show/1120007 OBS-URL: https://build.opensuse.org/package/show/hardware:boot/u-boot?expand=0&rev=201
43 lines
1.3 KiB
Diff
43 lines
1.3 KiB
Diff
From 7ac43cc15919c55b501d33922fdd4530177c252e Mon Sep 17 00:00:00 2001
|
|
From: Michal Suchanek <msuchanek@suse.de>
|
|
Date: Tue, 29 Sep 2020 10:13:33 +0200
|
|
Subject: [PATCH] sunxi: dts: OrangePi Zero: Add SPI aliases to make bus usable
|
|
with u-boot.
|
|
|
|
The u-boot code relies on aliases to assign bus number.
|
|
|
|
Signed-off-by: Michal Suchanek <msuchanek@suse.de>
|
|
Signed-off-by: Matthias Brugger <mbrugger@suse.com>
|
|
---
|
|
arch/arm/dts/sun8i-h2-plus-orangepi-zero.dts | 1 +
|
|
arch/arm/dts/sunxi-spi-u-boot.dtsi | 8 ++++++++
|
|
2 files changed, 9 insertions(+)
|
|
create mode 100644 arch/arm/dts/sunxi-spi-u-boot.dtsi
|
|
|
|
diff --git a/arch/arm/dts/sun8i-h2-plus-orangepi-zero.dts b/arch/arm/dts/sun8i-h2-plus-orangepi-zero.dts
|
|
index 3706216ffb4..c3660f72d9e 100644
|
|
--- a/arch/arm/dts/sun8i-h2-plus-orangepi-zero.dts
|
|
+++ b/arch/arm/dts/sun8i-h2-plus-orangepi-zero.dts
|
|
@@ -46,6 +46,7 @@
|
|
/dts-v1/;
|
|
#include "sun8i-h3.dtsi"
|
|
#include "sunxi-common-regulators.dtsi"
|
|
+#include "sunxi-spi-u-boot.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
diff --git a/arch/arm/dts/sunxi-spi-u-boot.dtsi b/arch/arm/dts/sunxi-spi-u-boot.dtsi
|
|
new file mode 100644
|
|
index 00000000000..df89d02ff2f
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/sunxi-spi-u-boot.dtsi
|
|
@@ -0,0 +1,8 @@
|
|
+// SPDX-License-Identifier: GPL-2.0+
|
|
+/ {
|
|
+
|
|
+ aliases {
|
|
+ spi0 = &spi0;
|
|
+ spi1 = &spi1;
|
|
+ };
|
|
+};
|