SHA256
1
0
forked from pool/ucode-intel
Files
ucode-intel/ucode-intel.spec
Marcus Meissner 3075ae797a - Intel CPU Microcode was updated to the 20240910 release (bsc#1230400)
- CVE-2024-23984: Observable discrepancy in RAPL interface for some Intel Processors may allow a privileged user to potentially enable information disclosure via local access. [INTEL-SA-01103](https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-01103.html)
  - CVE-2024-24968: Improper finite state machines (FSMs) in hardware logic in some Intel Processors may allow an privileged user to potentially enable a denial of service via local access  [INTEL-SA-01097](https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-01097.html)
  - Update for functional issues. Refer to [Intel® Core™ Ultra Processor](https://cdrdv2.intel.com/v1/dl/getContent/792254) for details.
  - Update for functional issues. Refer to [13th Generation Intel® Core™ Processor Specification Update](https://cdrdv2.intel.com/v1/dl/getContent/740518) for details.
  - Update for functional issues. Refer to [12th Generation Intel® Core™ Processor Family](https://cdrdv2.intel.com/v1/dl/getContent/682436) for details.
  - Update for functional issues. Refer to [Intel® Processors and Intel® Core™ i3 N-Series](https://cdrdv2.intel.com/v1/dl/getContent/764616) for details.
  ### New Platforms:
  | Processor      | Stepping | F-M-S/PI    | Old Ver  | New Ver  | Products
  |:---------------|:---------|:------------|:---------|:---------|:---------
  | TWL            | N0       | 06-be-00/19 |          | 0000001a | Core i3-N305/N300, N50/N97/N100/N200, Atom x7211E/x7213E/x7425E
  ### Updated Platforms:
  | Processor      | Stepping | F-M-S/PI    | Old Ver  | New Ver  | Products
  |:---------------|:---------|:------------|:---------|:---------|:---------
  | ADL            | C0       | 06-97-02/07 | 00000035 | 00000036 | Core Gen12
  | ADL            | H0       | 06-97-05/07 | 00000035 | 00000036 | Core Gen12
  | ADL            | L0       | 06-9a-03/80 | 00000433 | 00000434 | Core Gen12
  | ADL            | R0       | 06-9a-04/80 | 00000433 | 00000434 | Core Gen12
  | ADL-N          | N0       | 06-be-00/11 | 00000017 | 0000001a | Core i3-N305/N300, N50/N97/N100/N200, Atom x7211E/x7213E/x7425E
  | MTL            | C0       | 06-aa-04/e6 | 0000001e | 0000001f | Core™ Ultra Processor
  | RPL-E/HX/S     | B0       | 06-b7-01/32 | 00000123 | 00000129 | Core Gen13/Gen14
  | RPL-H/P/PX 6+8 | J0       | 06-ba-02/e0 | 00004121 | 00004122 | Core Gen13
  | RPL-HX/S       | C0       | 06-bf-02/07 | 00000035 | 00000036 | Core Gen13/Gen14
  | RPL-S          | H0       | 06-bf-05/07 | 00000035 | 00000036 | Core Gen13/Gen14
  | RPL-U 2+8      | Q0       | 06-ba-03/e0 | 00004121 | 00004122 | Core Gen13

OBS-URL: https://build.opensuse.org/package/show/Base:System/ucode-intel?expand=0&rev=135
2024-09-11 14:54:20 +00:00

74 lines
2.3 KiB
RPMSpec

#
# spec file for package ucode-intel
#
# Copyright (c) 2024 SUSE LLC
#
# All modifications and additions to the file contributed by third parties
# remain the property of their copyright owners, unless otherwise agreed
# upon. The license for this file, and modifications and additions to the
# file, is the same license as for the pristine package itself (unless the
# license for the pristine package is not an Open Source License, in which
# case the license is the MIT License). An "Open Source License" is a
# license that conforms to the Open Source Definition (Version 1.9)
# published by the Open Source Initiative.
# Please submit bugfixes or comments via https://bugs.opensuse.org/
#
%if %{undefined _firmwaredir}
%define _firmwaredir /lib/firmware
%endif
Name: ucode-intel
Version: 20240910
Release: 0
Summary: Microcode Updates for Intel x86/x86-64 CPUs
License: SUSE-Firmware
Group: Hardware/Other
BuildRequires: suse-module-tools
#License is: Intel Software License Agreement
URL: https://github.com/intel/Intel-Linux-Processor-Microcode-Data-Files
Source0: https://github.com/intel/Intel-Linux-Processor-Microcode-Data-Files/archive/microcode-%version.tar.gz
Source1: ucode-intel-rpmlintrc
Supplements: modalias(x86cpu:vendor%3A0000%3Afamily%3A*%3Amodel%3A*%3Afeature%3A*)
# new method ... note that only 1 : might be present, otherwise libzypp misinterprets it.
Supplements: modalias(cpu:type%3Ax86*ven0000*)
BuildRoot: %{_tmppath}/%{name}-%{version}-build
Requires(post): coreutils
Requires(postun):coreutils
ExclusiveArch: %ix86 x86_64
%description
This package contains the microcode update blobs for Intel x86 and x86-64 CPUs.
%prep
%setup -q -n Intel-Linux-Processor-Microcode-Data-Files-microcode-%version/
%build
#it is closed source.. nothing to build.
%install
mkdir -p %{buildroot}%{_firmwaredir}/intel-ucode
cp intel-ucode/* %{buildroot}%{_firmwaredir}/intel-ucode
cd intel-ucode-with-caveats
for microcode in *;do
cp $microcode %{buildroot}%{_firmwaredir}/intel-ucode/$microcode
done
%post
%{?regenerate_initrd_post}
%postun
%{?regenerate_initrd_post}
%posttrans
%{?regenerate_initrd_posttrans}
%files
%defattr(-,root,root)
%license license
%doc releasenote.md
%{_firmwaredir}/intel-ucode/
%changelog