vlefebvre/cpuid
SHA256
1
0
Fork 0
forked from jengelh/cpuid
Code Pull Requests Activity

stick to required changelog syntax

Browse Source 
OBS-URL: https://build.opensuse.org/package/show/utilities/cpuid?expand=0&rev=41
This commit is contained in:
Jan Engelhardt 2022-12-05 10:17:16 +00:00 committed by Git OBS Bridge
parent dcfb060635
commit 5ced435390
1 changed files with 15 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
cpuid.changes
View File

@ -8,21 +8,21 @@ Mon Dec 05 09:50:12 UTC 2022 - Valentin Lefebvre <valentin.lefebvre@suse.com>
* Added uarch decoding for AMD Genoa A1, based on instlatx64 sample * Added uarch decoding for AMD Genoa A1, based on instlatx64 sample
* Added uarch decoding for (0,6),(12,15) Emerald Rapids, from LX*. * Added uarch decoding for (0,6),(12,15) Emerald Rapids, from LX*.
* Added synth & uarch decoding for (10,15),(10,1) Bergamo. * Added synth & uarch decoding for (10,15),(10,1) Bergamo.
* Added 0x8000000a/edx bits: ROGPT, VNMI, IBS virtualization. * Added 0x8000000a/edx bits: ROGPT, VNMI, IBS virtualization.
* Added 0x8000001b/eax bit: IBS L3 miss filtering support. * Added 0x8000001b/eax bit: IBS L3 miss filtering support.
* Added 0x8000001f/eax bits: RMPQUERY instruction support, * Added 0x8000001f/eax bits: RMPQUERY instruction support,
VMPL supervisor shadow stack support, VMGEXIT parameter support, VMPL supervisor shadow stack support, VMGEXIT parameter support,
virtual TOM MSR support, IBS virtual support for SEV-ES guests, virtual TOM MSR support, IBS virtual support for SEV-ES guests,
SMT protection support, SVSM communication page MSR support, SMT protection support, SVSM communication page MSR support,
VIRT_RMPUPDATE & VIRT_PSMASH MSR support. VIRT_RMPUPDATE & VIRT_PSMASH MSR support.
* Added 0x80000020/0/ecx bit: L3 range reservation support. * Added 0x80000020/0/ecx bit: L3 range reservation support.
* Added 0x80000021/eax bits: automatic IBRS, * Added 0x80000021/eax bits: automatic IBRS,
CPUID disable for non-privileged. CPUID disable for non-privileged.
* Added 0x80000022/eax bit: AMD LBR & PMC freezing. * Added 0x80000022/eax bit: AMD LBR & PMC freezing.
* Added 0x80000022/ebx field: number of LBR stack entries. * Added 0x80000022/ebx field: number of LBR stack entries.
* Added 0x80000023 leaf: Multi-Key Encrypted Memory Capabilities. * Added 0x80000023 leaf: Multi-Key Encrypted Memory Capabilities.
* Added 0x80000026 leaf: AMD Extended CPU Topology. * Added 0x80000026 leaf: AMD Extended CPU Topology.
* cpuid.c: use lseek64 and cpuset_setaffinity, Added 0x80000022/eax * cpuid.c: use lseek64 and cpuset_setaffinity, Added 0x80000022/eax
AMD LBR V2 flag, from LX*. AMD LBR V2 flag, from LX*.
------------------------------------------------------------------- -------------------------------------------------------------------