Leon Alrae 7c979afd11 target-mips: add Config5.FRE support allowing Status.FR=0 emulation
This relatively small architectural feature adds the following:

FIR.FREP: Read-only. If FREP=1, then Config5.FRE and Config5.UFE are
          available.

Config5.FRE: When enabled all single-precision FP arithmetic instructions,
             LWC1/LWXC1/MTC1, SWC1/SWXC1/MFC1 cause a Reserved Instructions
             exception.

Config5.UFE: Allows user to write/read Config5.FRE using CTC1/CFC1
             instructions.

Enable the feature in MIPS64R6-generic CPU.

Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
2015-06-11 10:13:28 +01:00
2015-03-19 11:30:37 +03:00
2015-05-29 12:53:12 +02:00
2015-05-11 08:59:07 -04:00
2015-05-29 10:30:06 +02:00
2012-09-07 09:02:44 +03:00
2015-04-04 09:45:59 +03:00
2014-06-16 13:24:35 +02:00
2013-09-05 09:40:31 -05:00
2015-05-29 12:53:12 +02:00
2015-04-28 15:36:09 +02:00
2013-10-11 09:34:56 -07:00
2015-06-03 14:21:24 +03:00
2015-04-30 16:05:48 +03:00
2013-07-23 02:41:31 +02:00
2015-05-08 14:11:10 +03:00
2015-06-02 15:15:52 -03:00
2015-06-03 14:21:24 +03:00
2015-05-22 17:08:01 +02:00
2014-05-24 00:07:29 +04:00
2015-05-11 08:59:07 -04:00
2015-05-22 15:58:22 -04:00
2013-10-11 09:34:56 -07:00
2015-05-14 12:15:18 -07:00
2015-04-25 22:05:07 +01:00
2013-10-11 09:34:56 -07:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
S
Description
Languages
C 82.6%
C++ 6.5%
Python 3.3%
Dylan 2.9%
Shell 1.6%
Other 2.9%