pool/gcc7
SHA256
4
0
Fork 1
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]

Browse Source 
OBS-URL: https://build.opensuse.org/package/show/devel:gcc/gcc7?expand=0&rev=124
This commit is contained in:
Richard Biener 2018-04-03 12:57:03 +00:00 committed by Git OBS Bridge
parent 94d608ada2
commit 517b103726
47 changed files with 187 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
cross-aarch64-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-aarch64-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-arm-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-arm-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-arm-none-gcc7-bootstrap.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-arm-none-gcc7-bootstrap.spec
View File

@ -484,6 +484,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-arm-none-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-arm-none-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-avr-gcc7-bootstrap.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-avr-gcc7-bootstrap.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-avr-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-avr-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-epiphany-gcc7-bootstrap.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-epiphany-gcc7-bootstrap.spec
View File

@ -484,6 +484,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-epiphany-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-epiphany-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-hppa-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-hppa-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-i386-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-i386-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-m68k-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-m68k-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-mips-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-mips-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-nvptx-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-nvptx-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-ppc64-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-ppc64-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-ppc64le-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-ppc64le-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-rx-gcc7-bootstrap.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-rx-gcc7-bootstrap.spec
View File

@ -484,6 +484,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-rx-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-rx-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-s390x-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-s390x-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-sparc-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-sparc-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-sparc64-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-sparc64-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
cross-x86_64-gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
cross-x86_64-gcc7.spec
View File

@ -483,6 +483,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

3
gcc.spec.in
View File

@ -1274,6 +1274,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
gcc7-testresults.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
gcc7-testresults.spec
View File

@ -660,6 +660,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \

5
gcc7.changes
View File

@ -1,3 +1,8 @@
-------------------------------------------------------------------
Tue Apr 3 12:54:54 UTC 2018 - rguenther@suse.com
- Enable --enable-fix-cortex-a53-843419 on aarch64. [bnc#1084812]
-------------------------------------------------------------------
Wed Mar 7 08:59:22 UTC 2018 - rguenther@suse.com

3
gcc7.spec
View File

@ -1964,6 +1964,9 @@ nvptx-none=%{_prefix}/nvptx-none, \
--with-fpu=vfpv3-d16 \
--disable-sjlj-exceptions \
%endif
%if "%{TARGET_ARCH}" == "aarch64"
--enable-fix-cortex-a53-843419 \
%endif
%if "%{TARGET_ARCH}" == "powerpc" || "%{TARGET_ARCH}" == "powerpc64" || "%{TARGET_ARCH}" == "powerpc64le"
%if "%{TARGET_ARCH}" == "powerpc"
--with-cpu=default32 \