2 Commits

4 changed files with 41 additions and 5 deletions

Binary file not shown.

3
pcm-202509.tar.gz Normal file
View File

@@ -0,0 +1,3 @@
version https://git-lfs.github.com/spec/v1
oid sha256:b0330251255256ae61638c89cb508f8deebfeb3ea940d943af5d3a29bddc590a
size 1225899

View File

@@ -1,3 +1,38 @@
-------------------------------------------------------------------
Sun Sep 14 11:00:00 UTC 2025 - Roman Dementiev <roman.dementiev@intel.com>
- update to version 202509
* pcm-iio: enable the tool on Icelake-D Xeon by adding event opCode file
* pcm-power: implement csv output
* pcm-iio: add date/time to csv output
* pcm-raw: support second OCR (offcore-response) counter on Intel Atom/E-core
* pcm-pcie: allow core offlining on select Intel processor generations
* pcm-raw: implement -? option to print all Intel event descriptions
* support 1 bit in short notation: -b 1 instead of -b 1:1
* pcm: allow core 0 to be offlined
* don't fail if PCIe PMU discovery table is corrupt, produce BIOS table bug report instead
* Grafana dashboard: don't display UPI panels if there no Intel UPI links detected
* pcm-iio: add documentation
* pcm-memory: implement --nocxl option
* documentation updates
* pcm-accel: update documentation
* pcm-raw: add option to select first record in Intel PMT db match result
* pcm-bw-histogram.sh: expect pcm-memory to reside in same folder, rather than ./
* drop pcm-lspci, replaced by pcm-iio -list
* add L3 shared cache info
* fix DRAM energy unit on Intel Xeon 6 Granite Rapids/Sierra Forest/Grand Ridge
* fix issue on Intel Xeon 6 Granite Rapids with skipping IAA accelerator
* fix OCR events on GNR-D (Xeon 6 SoC)
* fix pcm-numa on Intel Xeon 6 Granite Rapids
* make cpu family/model extraction fully compliant to the spec to support the upcoming Diamond Rapids Xeon detection
* pcm-pcie: correct events help description
* pcm-sensor-server metric exporter: don't exit if IIO PMUs are not availabile
* pcm-pcie: check if the required CHA PMUs are available
* catch and report exceptions from thread creation
* increase CXL port array size and add bounds checking
* fix issue when CPUBUSNO_VALID is 0
* fix displaying binary codes in the terminal
-------------------------------------------------------------------
Sat Mar 01 11:00:00 UTC 2025 - Roman Dementiev <roman.dementiev@intel.com>

View File

@@ -17,7 +17,7 @@
Name: pcm
Version: 202502
Version: 202509
Release: 0
Summary: Intel Performance Counter Monitor
License: BSD-3-Clause
@@ -62,6 +62,7 @@ rm -rf %{buildroot}%{_docdir}/pcm/generate_summary_readme.md
%{_docdir}/pcm/PCM-SENSOR-SERVER-README.md
%{_docdir}/pcm/PCM_RAW_README.md
%{_docdir}/pcm/CXL_README.md
%{_docdir}/pcm/PCM_IIO_README.md
%{_docdir}/pcm/LATENCY-OPTIMIZED-MODE.md
%{_docdir}/pcm/PCM_ACCEL_README.md
%{_docdir}/pcm/README.md
@@ -70,7 +71,6 @@ rm -rf %{buildroot}%{_docdir}/pcm/generate_summary_readme.md
%{_sbindir}/pcm-core
%{_sbindir}/pcm-iio
%{_sbindir}/pcm-latency
%{_sbindir}/pcm-lspci
%{_sbindir}/pcm-memory
%{_sbindir}/pcm-msr
%{_sbindir}/pcm-tpmi
@@ -98,6 +98,7 @@ rm -rf %{buildroot}%{_docdir}/pcm/generate_summary_readme.md
%{_datadir}/pcm/opCode-6-207.txt
%{_datadir}/pcm/opCode-6-182.txt
%{_datadir}/pcm/opCode-6-174.txt
%{_datadir}/pcm/opCode-6-108.txt
%{_datadir}/pcm/PMURegisterDeclarations
%changelog