Accepting request 588756 from hardware👢staging

OBS-URL: https://build.opensuse.org/request/show/588756
OBS-URL: https://build.opensuse.org/package/show/hardware:boot/u-boot?expand=0&rev=8
This commit is contained in:
Andreas Färber 2018-03-19 22:56:13 +00:00 committed by Git OBS Bridge
parent c1c75ff197
commit 52c15be21c
65 changed files with 0 additions and 65 deletions

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target

View File

@ -1,5 +1,4 @@
-------------------------------------------------------------------
-------------------------------------------------------------------
Thu Mar 15 23:44:18 UTC 2018 - agraf@suse.com
- Add Xilinx ZynqMP ZCU 102 target